







DLP550JE DLPS101A - NOVEMBER 2017 - REVISED SEPTEMBER 2022

DLP550JE 0.55 XGA DMD

Technical

1 Features

- 0.55-Inch micromirror array diagonal
 - XGA (1024 × 768)
 - 10.8 micron micromirror pitch
 - ±12° Micromirror tilt angle (relative to flat state)
 - Corner illumination
- 2xLVDS input data bus
- Dedicated DLPC4422 display controller, DLPA100 power management and motor driver IC and DLPA200 DMD micromirror driver for reliable operation

2 Applications

- Digital signage
- **Education projector**
- **Business projector**


3 Description

The TI DLP550JE digital micromirror device (DMD) is a digitally controlled micro-electromechanical system (MEMS) spatial light modulator (SLM) that enables bright, affordable DLP® 0.55 XGA display solutions. The DLP550JE DMD, together with the DLPC4422 display controller, the DLPA100 power and motor driver, and DLPA200 DMD micromirror driver comprise the DLP 0.55 XGA chipset. The solution is a great fit for display systems that require 4:3 aspect ratio, high brightness, and system simplicity.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
DLP550JE	FYA (149)	32.20 mm × 22.30 mm

For all available packages, see the orderable addendum at (1) the end of the data sheet.



Simplified Application



Table of Contents

1 Features1	7.2 Feature Description	19
2 Applications1	7.3 Optical Interface and System Image Quality	
3 Description1	Considerations	. 19
4 Revision History2	7.4 Micromirror Array Temperature Calculation	. 20
5 Pin Configuration and Functions3	7.5 Micromirror Landed-on/Landed-Off Duty Cycle	. 21
6 Specifications6	8 Application and Implementation	. 24
6.1 Absolute Maximum Ratings6	8.1 Application Information	. 24
6.2 Storage Conditions6	8.2 Typical Application	. 24
6.3 ESD Ratings 7	9 Power Supply Recommendations	26
6.4 Recommended Operating Conditions7	9.1 DMD Power-Up and Power-Down Procedures	26
6.5 Thermal Information9	10 Device and Documentation Support	27
6.6 Electrical Characteristics10	10.1 Device Support	. 27
6.7 Timing Requirements10	10.2 Support Resources	. 27
6.8 Window Characteristics14	10.3 Receiving Notification of Documentation Updates.	28
6.9 System Mounting Interface Loads14	10.4 Trademarks	. 28
6.10 Micromirror Array Physical Characteristics15	10.5 Electrostatic Discharge Caution	28
6.11 Micromirror Array Optical Characteristics 17	10.6 Glossary	28
6.12 Chipset Component Usage Specification 17	11 Mechanical, Packaging, and Orderable	
7 Detailed Description18	Information	. 28
7.1 Overview		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision * (November 2017) to Revision A (September 2022)					
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1				
•	Changed the document status from: Advanced Information to: Production Data	1				
•	Updated wording, replaced "MOEMS" with "MEMS"	1				
•	Rearraged Body Size (NOM) in Device Information	1				
•	Updated wording in "Input Voltages" in Section 6.1	6				

5 Pin Configuration and Functions




Figure 5-1. FYA Package 149-Pin Bottom View

Pin Functions

PIN ⁽¹⁾		TYPE	SIGNAL	DATA	INTERNAL	CLOCK	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE ⁽²⁾	TERM ⁽³⁾	CLOCK	DESCRIPTION	(mils) ⁽⁴⁾
DATA INPUTS								
D_AN1	G20	Input	LVCMOS	DDR	Differential	DCLK_A		760.78
D_AP1	H20	Input	LVCMOS	DDR	Differential	DCLK_A		760.86
D_AN3	H19	Input	LVCMOS	DDR	Differential	DCLK_A		760.73
D_AP3	G19	Input	LVCMOS	DDR	Differential	DCLK_A		760.76
D_AN5	F18	Input	LVCMOS	DDR	Differential	DCLK_A		760.73
D_AP5	G18	Input	LVCMOS	DDR	Differential	DCLK_A	1	760.81
D_AN7	E18	Input	LVCMOS	DDR	Differential	DCLK_A		760.77
D_AP7	D18	Input	LVCMOS	DDR	Differential	DCLK_A	Innut data hua A (I) (DC)	760.81
D_AN9	C20	Input	LVCMOS	DDR	Differential	DCLK_A	Input data bus A (LVDS)	760.67
D_AP9	D20	Input	LVCMOS	DDR	Differential	DCLK_A		760.74
D_AN11	B18	Input	LVCMOS	DDR	Differential	DCLK_A		760.68
D_AP11	A18	Input	LVCMOS	DDR	Differential	DCLK_A		760.77
D_AN13	A20	Input	LVCMOS	DDR	Differential	DCLK_A		760.82
D_AP13	B20	Input	LVCMOS	DDR	Differential	DCLK_A		760.77
D_AN15	B19	Input	LVCMOS	DDR	Differential	DCLK_A		760.79
D_AP15	A19	Input	LVCMOS	DDR	Differential	DCLK_A		760.75



Pin Functions (continued)

PIN ⁽¹⁾		TYPE		DATA	INTERNAL	leu)		TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE ⁽²⁾	TERM ⁽³⁾	CLOCK	DESCRIPTION	(mils) ⁽⁴⁾
D_BN1	K20	Input	LVCMOS	DDR	Differential	DCLK_B		760.72
D_BP1	J20	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
D_BN3	J19	Input	LVCMOS	DDR	Differential	DCLK_B		760.79
D_BP3	K19	Input	LVCMOS	DDR	Differential	DCLK_B		760.82
D_BN5	L18	Input	LVCMOS	DDR	Differential	DCLK_B		760.77
D_BP5	K18	Input	LVCMOS	DDR	Differential	DCLK_B		760.85
D_BN7	M18	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
D_BP7	N18	Input	LVCMOS	DDR	Differential	DCLK_B		760.81
D_BN9	P20	Input	LVCMOS	DDR	Differential	DCLK_B	Input data bus B (LVDS)	760.76
D_BP9	N20	Input	LVCMOS	DDR	Differential	DCLK_B		760.83
D_BN11	R18	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
 D_BP11	T18	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
 D_BN13	T20	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
 D_BP13	R20	Input	LVCMOS	DDR	Differential	DCLK_B		760.72
D_BN15	R19	Input	LVCMOS	DDR	Differential	DCLK_B		760.80
D_BP15	T19	Input	LVCMOS	DDR	Differential	DCLK_B		760.77
DCLK_AN	D19	Input	LVCMOS	-	Differential	_	Input data bus A Clock	760.73
DCLK_AP	E19	Input	LVCMOS	-	Differential	_	(LVDS)	760.80
DCLK BN	N19	Input	LVCMOS	-	Differential	_	Input data bus B Clock	760.72
DCLK_BP	M19	Input	LVCMOS	-	Differential	_	(LVDS)	760.80
DATA CONTROL I								
SCTRL_AN	F20	Input	LVCMOS	DDR	Differential	DCLK_A		760.74
SCTRL_AP	E20	Input	LVCMOS	DDR	Differential	DCLK_A	_	760.70
SCTRL_BN	L20	Input	LVCMOS	DDR	Differential	DCLK_B	Data Control (LVDS)	760.83
SCTRL_BP	M20	Input	LVCMOS	DDR	Differential	DCLK_B		760.78
SERIAL COMMUN						302.02		
SCP_CLK	A8	Input	LVCMOS	_	Pull-Down	_		_
SCP_DO	A9	Output	LVCMOS	_	_	SCP_CLK		_
SCP_DI	A5	Input	LVCMOS	_	Pull-Down	SCP_CLK		_
SCP_EN	B7	Input	LVCMOS	_	Pull-Down	SCP_CLK		_
PWRDN	B9	Input	LVCMOS	_	Pull-Down	-		_
MICROMIRROR BI			LVOINGO		T dii Bowii			
MODE A	A4	Input	LVCMOS	_	Pull-Down	_		_
MBRST0	C3	Input	Analog	_	-	_		_
MBRST1	D2	Input	Analog	_		_	-	_
MBRST2	D3	Input	Analog	_		_	-	
MBRST3	E2	Input	Analog	_		_	-	
MBRST4	G3	Input	Analog	_		_	-	
MBRST5	E1	Input	Analog	_		_	-	
MBRST6	G2	Input	Analog	_		_	Micromirror Bias	
MBRST7	G2 G1	Input	Analog	_		_	Clocking Pulse "MBRST" signals "clock"	
MBRST8	N3	Input	Analog	_		_	micromirrors into state	
MBRST9	M2		_	_		_	of LVCMOS memory cell associated with each	
MBRST10	M3	Input	Analog	_		_	mirror.	
	L2	Input	Analog				-	
MBRST11		Input	Analog	_	_	_	-	_
MBRST12	J3	Input	Analog	-	_	-	_	-
MBRST13	L1	Input	Analog	-	_	-	_	_
MBRST14	J2	Input	Analog		_	-	_	_
MBRST15	J1	Input	Analog	-	-	_		-



Pin Functions (continued)

Pin Functions (continued)								
PIN(1) TYPE SIGNAL DATA INTERNAL CLOCK DESCRIPTION						TRACE		
NAME	NO.	(I/O/P)	SIGNAL	RATE ⁽²⁾	TERM ⁽³⁾	CLOCK	DESCRIPTION	(mils) ⁽⁴⁾
POWER								
V _{CC}	B11, B12, B13, B16, R12, R13, R16, R17	Power	Analog	_	-	_	Power for LVCMOS Logic	-
V _{CCI}	A12, A14, A16, T12, T14, T16	Power	Analog	-	_	-	Power supply for LVDS Interface	-
V _{OFFSET}	C1, D1, M1, N1	Power	Analog	-	-	-	Power for High Voltage CMOS Logic	-
V _{SS}	A6, A11, A13, A15, A17, B4, B5, B8, B14, B15, B17, C2, C18, C19, F1, F2, F19, H1, H2, H3, H18, J18, K1, K2, L19, N2, P18, P19, R4, R9, R14, R15, T7, T13, T15, T17	Power	Analog	-	-	_	Common return for all power inputs	_
RESERVED SIGNA	ALS (Not for	use in syste	em)					
RESERVED_FC	R7	Input	LVCMOS	_	Pull-Down	-		_
RESERVED_FD	R8	Input	LVCMOS	-	Pull-Down	-	Pins should be	-
RESERVED_PFE	T8	Input	LVCMOS	-	Pull-Down	-	connected to V _{SS}	_
RESERVED_STM	B6	Input	LVCMOS	-	Pull-Down	-		-
NO_CONNECT	A3, A7, A10, B2, B3, B10, E3, F3, K3, L3, P1, P2, P3, R1, R2, R3, R5, R6, R10, R11, T1, T2, T3, T4, T5, T6, T9, T10,	-	_	_	_	-	DO NOT CONNECT	_

- The following power supplies are required to operate the DMD: V_{CC} , V_{CCI} , V_{OFFSET} . V_{SS} must also be connected. DDR = Double Data Rate. SDR = Single Data Rate. Refer to the Section 6.7 for specifications and relationships.
- (2)
- (3) Refer to Section 6.6 for differential termination specification.
- Internal Trace Length (mils) refers to the Package electrical trace length. See the DLP® 0.55 XGA Chip-Set Data Manual (DLPZ004) for details regarding signal integrity considerations for end-equipment designs.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).(7)

		MIN	MAX	UNIT
SUPPLY VOLTAGES				
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	-0.5	4	V
V _{CCI}	Supply voltage for LVDS Interface ⁽¹⁾	-0.5	4	V
V _{OFFSET}	Micromirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	-0.5	9	V
V _{MBRST}	Voltage applied to MBRST[0:15] Input Pins	-28	28	V
V _{CC} - V _{CCI}	Supply voltage change ⁽³⁾		0.3	V
INPUT VOLTAGES				
	Input voltage for all other input pins ⁽¹⁾	-0.5	V _{CC} + 0.3	V
V _{ID}	Input differential voltage (absolute value) (4)		700	mV
CLOCKS				
f_{clock}	Clock frequency for LVDS interface, DCLK_A		400	MHz
f_{clock}	Clock frequency for LVDS interface, DCLK_B		400	MHz
ENVIRONMENTAL				
T _{ARRAY} and T _{WINDOW}	Temperature, operating ⁽⁵⁾	0	90	°C
	Temperature, non-operating ⁽⁵⁾	-40	90	°C
T _{DELTA}	Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁶⁾		30	°C
T_DP	Dew Point Temperature, operating and non-operating (non-condensing)		81	°C

- All voltages are referenced to common ground V_{SS}. Voltages V_{CC}, V_{CCI}, and V_{OFFSET} are required for proper DMD operation. V_{SS} must also be connected
- (2) V_{OFFSET} supply transients must fall within specified voltages.
- (3) Exceeding the recommended allowable absolute voltage difference between V_{CC} and V_{CCI} may result in excess current draw.
- (4) This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (5) The highest temperature of the active array (as calculated by the Section 7.4) or of any point along the Window Edge as defined in Figure 7-1. The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 7-1 are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (6) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 7-1 are intended to result in the worst-case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (7) Stresses beyond those listed under Section 6.1 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Section 6.4. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operational in a system.

		MIN	MAX	UNIT
T_{DMD}	DMD storage temperature	-40	80	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

Submit Document Feedback



6.3 ESD Ratings

				VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/	All pins except MBRST(15:0)	±2000	
V _(ESD)	discharge	ESDA/JEDEC JS-001 ⁽¹⁾	Pins MBRST(15:0)	<250	, v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
VOLTAGE SUPPLY	Υ				
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	3.0	3.3	3.6	V
V _{CCI}	Supply voltage for LVDS receivers ⁽¹⁾	3.0	3.3	3.6	V
V _{OFFSET}	Mirror Electrode and HVCMOS voltage ⁽¹⁾ (2)	8.25	8.5	8.75	V
V _{MBRST}	Micromirror clocking pulse voltages ⁽¹⁾	-27		26.5	V
V _{CCI} -V _{CC}	Supply voltage delta (absolute value) (3)			0.3	V
LVCMOS INTERFA	ACE				
V _{IH}	High level Input voltage	1.7	2.5	VCC + 0.3	V
V _{IL}	Low level Input voltage	-0.3		0.7	V
I _{OH}	High level output current at V _{OH} = 2.4 V		,	-20	mA
I _{OL}	Low level output current at V _{OL} = 0.4 V			15	mA
t _{PWRDNZ}	PWRDNZ pulse width ⁽⁴⁾	10			ns
SCP INTERFACE		'			
f _{SCPCLK}	SCP Clock Frequency ⁽⁵⁾	50		500	kHz
t _{SCP_PD}	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO ⁽⁶⁾	0		900	ns
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling–edge) ⁽⁶⁾	800			ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽⁶⁾	900	,		
t _{SCP_NEG_ENZ}	Time between falling-edge of SCPENZ and the first rising-edge of SCPCLK	1			us
t _{SCP_POS_ENZ}	Time between falling-edge of SCPCLK and the rising–edge of SCPENZ	1			us
t _{SCP_PW_ENZ}	SCPENZ inactive pulse width (high level)	1			1/f _{SCPCLK}
t _{r_SCP}	Rise time for SCP signals		,	200	ns
t _{fP}	Fall time for SCP signals			200	ns
LVDS INTERFACE					
f _{CLOCK}	Clock Frequency for LVDS interface (all channels), DCLK ⁽⁷⁾		320	330	MHz
V _{ID}	Input Differential Voltage (absolute difference) (8)	100	400	600	mV
V _{CM}	Common Mode Voltage (8)		1200		mV
V _{LVDS}	LVDS Voltage (8)	0		2000	mV
t _r	Rise Time (20% to 80%)	100		400	ps
t _r	Fall Time (80% to 20%)	100		400	ps
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z _{IN}	Internal Differential Termination Resistance	95		105	Ω
ENVIRONMENTAL	-	-			
T	Array temperature, long–term operational ⁽⁹⁾ (10) (11)	10		40 to 70 ⁽¹²⁾	°C
T _{ARRAY}	Array temperature, short–term operational ⁽¹⁰⁾ (13)	0		10	°C



Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
T _{WINDOW}	Window temperature – operational ⁽¹⁴⁾			85	°C
T _{IDELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1. (15)			26	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁶⁾			28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹⁷⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			24	Months
ILL _{UV}	Illumination wavelengths < 395 nm ⁽⁹⁾		0.68	2.00	mW/cm ²
ILL _{VIS}	Illumination wavelengths between 395 nm and 800 nm	Th	ermally limited		mW/cm ²
ILL _{IR}	Illumination wavelengths > 800 nm			10	mW/cm ²

- All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.
- (2) V_{OFFSET} supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage delta $|V_{CCI} V_{CC}|$ must be less than specified limit. See Section 9.
- (4) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tri-states the SCPDO output pin.
- (5) The SCP clock is a gated clock. Duty cycle shall be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (6) See Figure 6-2.
- (7) See LVDS Timing Requirements in Section 6.7 and Figure 6-5.
- (8) Refer to Figure 6-7, Figure 6-8, and Figure 6-9.
- (9) Simultaneous exposure of the DMD to the maximum Section 6.4 for temperature and UV illumination reduces device lifetime.
- (10) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 7-1 and the package *thermal resistance* using the *Section 7.4*.
- (11) Long-term is defined as the average over the usable life.
- (12) Per Figure 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See Section 7.5 for a definition of micromirror landed duty cycle.
- (13) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (for example, power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (14) The locations of thermal test points TP2, TP3, TP4, and TP5 in Figure 7-1 are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, test points should be added to those locations.
- (15) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 7-1. The window test points TP2, TP3, TP4, and TP5 shown in Figure 7-1 are intended to result in the worst-case delta temperature. If a particular application causes another point on the window edge to result in a larger delta in temperature, that point should be used.
- (16) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (17) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

Submit Document Feedback




Figure 6-1. Maximum Recommended DMD Temperature - Derating Curve

6.5 Thermal Information

	DLP550JE	
THERMAL METRIC	FYA Package	UNIT
	149 PINS	
Thermal resistance, active array to test point 1 (TP1) ⁽¹⁾	0.60	°C/W

⁽¹⁾ The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Section 6.4.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	$V_{CC} = 3.0 \text{ V}, I_{OH} = -20 \text{ mA}$	2.4			V
V _{OL}	Low-level output voltage	V _{CC} = 3.6 V, I _{OL} = 15 mA			0.4	V
I _{OZ}	High impedance output current	V _{CC} = 3.6 V			10	μA
I _{IL}	Low-level input current	V _{CC} = 3.6 V, V _I = 0 V			-60	μA
I _{IH}	High-level input current ⁽¹⁾	$V_{CC} = 3.6 \text{ V}, V_{I} = V_{CC}$			200	μA
I _{CC}	Current into V _{CC} pin	V _{CC} = 3.6 V			531	mA
I _{CCI}	Current into V _{CC1} pin ⁽²⁾	V _{CCI} = 3.6 V			374	mA
I _{OFFSET}	Current into V _{OFFSET} pin ⁽³⁾	V _{OFFSET} = 8.75V			25	mA
Z _{IN}	Internal Differential Impedance		95		105	Ω
Z _{LINE}	Line Differential Impedance (PWB or Trace)		90	100	110	Ω
Cı	Input capacitance ⁽¹⁾	f = 1 MHz			10	pF
Co	Output capacitance ⁽¹⁾	f = 1 MHz			10	pF
C _{IM}	Input capacitance for MBRST[0:15] pins	f = 1 MHz	160		210	pF

- (1) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins.
- To prevent excess current, the supply voltage change $|V_{CCI}| V_{CC}|$ must be less than specified limits listed in the Section 6.4. To prevent excess current, the supply voltage delta $|V_{BIAS}| V_{OFFSET}|$ must be less than the specified limit in Section 6.4. (2)

6.7 Timing Requirements

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
LVDS (1)		<u> </u>			
t _c	Clock Cycle for DLCK_A	3.03			ns
t _c	Clock Cycle for DCLKC_B	3.03			ns
t _w	Pulse Duration DCLK_A	1.36	1.52		ns
t _w	Pulse Duration for DCLK_B	1.36	1.52		ns
t _{SU}	Setup Time, D_A[0:15] before DCLK_A	0.35			ns
t _{SU}	Setup Time, D_B[0:15] before DCLK_B	0.35			ns
t _{SU}	Setup Time, SCTRL_A before DCLK_A	0.35			ns
t _{SU}	Setup Time, SCTRL_B before DCLK_B	0.35			ns
t _H	Hold Time, D_A[0:15] after DCLK_A	0.35			ns
t _H	Hold Time, D_B[0:15] after DCLK_B	0.35			ns
t _H	Hold Time, SCTRL_A after DCLK_A	0.35			ns
t _H	Hold Time, SCTRL_B after DCLK_B	0.35			ns
t _{skew}	Channel B relative to Channel A ⁽²⁾ (3)	-1.51		1.51	ns

- See Figure 6-5 for timing requirements for LVDS. (1)
- (2) Channel A (Bus A) includes the following LVDS pairs: DCLK AN and DCLK AP, SCTRL AN and SCTRL AP, D AN(15:0) and D_AP(15:0).
- Channel B (Bus B) includes the following LVDS pairs: DCLK BN and DCLK BP, SCTRL BN and SCTRL BP, D BN(15:0) and (3) D_BP(15:0).

Submit Document Feedback





Figure 6-2. SCP Timing Parameters



Refer to the Section 6.7.

Refer to Section 5 for list of LVDS pins and SCP pins.

Figure 6-3. Rise Time and Fall Time




Figure 6-4. Test Load Circuit for Output Propagation Measurement



For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System design should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See Figure 6-4.




Figure 6-5. Timing Requirements






Figure 6-6. Serial Communications Bus Waveform Requirements



Refer to LVDS Interface section of the Section 6.4.

Refer to Section 5 for list of LVDS pins.

Figure 6-7. LVDS Voltage Definitions (References)




Not to scale.

Refer to LVDS Interface section of the Section 6.4.

Figure 6-8. LVDS Voltage Parameter





Refer to LVDS Interface section of the Section 6.4.

Refer to Section 5 for list of LVDS pins.

Figure 6-9. LVDS Equivalent Input Circuit

6.8 Window Characteristics

PARAMETER	MIN	NOM
Window material		Corning Eagle XG
Window refractive index at wavelength 546.1 nm		1.5119
Window Transmittance, minimum within the wavelength range 420–680 nm. Applies to all angles 0°–30° AOI. ⁽¹⁾ (2)	97%	
Window Transmittance, average over the wavelength range 420–680 nm. Applies to all angles 30°–45° AOI. (1) (2)	97%	

- (1) Single-pass through both surfaces and glass.
- (2) Angle of incidence (AOI) is the angle between an incident ray and the normal to a reflecting or refracting surface.

6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Condition 1:				
Thermal Interface area ⁽¹⁾			11.3	kg
Electrical Interface area (1)			11.3	kg
Condition 2:				
Thermal Interface area ⁽¹⁾			0	kg
Electrical Interface area ⁽¹⁾			22.6	kg

(1) Uniformly distributed within area shown in Figure 6-10.

Submit Document Feedback






Figure 6-10. System Interface Loads


6.10 Micromirror Array Physical Characteristics

PARAMET	VALUE	UNIT		
Number of active columns ⁽¹⁾	M	1024	micromirrors	
Number of active rows ⁽¹⁾	N	768		
Micromirror (pixel) pitch ⁽¹⁾	Р	10.8	μm	
Micromirror active array width ⁽¹⁾	Micromirror Pitch × number of active columns	11.059	mm	
Micromirror active array height (1)	Micromirror Pitch × number of active columns	8.294	mm	
Micromirror active array border ⁽²⁾	Pond of Micromirror (POM)	10	micromirrors/side	

(1) See Figure 6-11.



(2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the Pond Of Mirrors (POM). These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.



Refer to the Section 6.10 for M, N, and P specifications.


Figure 6-11. Micromirror Array Physical Characteristics



6.11 Micromirror Array Optical Characteristics

PARAMETER		MIN	NOM	MAX	UNIT
Micromirror tilt angle, variation device to device (1) (2) (3) (4)		11	12	13	degrees
	Adjacent micromirrors			0	
Number of out-of-specification micromirrors (5)	Non-adjacent micromirrors			10	micromirrors

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Variation can occur between any two individual mircromirrors located on the same device or located on different devices.
- (3) Additional variation exists between the micromirror array and the package datums. See package drawing.
- (4) See Figure 6-12.
- (5) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states.



Refer to section Micromirror Array Physical Characteristics table for M, N, and P specifications.

Figure 6-12. Micromirror Landed Orientation and Tilt

6.12 Chipset Component Usage Specification

Reliable function and operation of the DLP550JE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.



7 Detailed Description

7.1 Overview

The DLP550JE is a 0.55 inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. Pixel array size and square grid pixel arrangement are shown in Figure 6-11.

The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is Low Voltage Differential Signaling (LVDS), Double Data Rate (DDR).

The DLP550JE DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of *M* memory cell columns by *N* memory cell rows.

The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

Each cell of the $M \times N$ memory array drives its true and complement ('Q' and 'QB') data to two electrodes underlying one micromirror, one electrode on each side of the diagonal axis of rotation. The micromirrors are electrically tied to the micromirror reset signals (MBRST) and the micromirror array is divided into reset groups.

Electrostatic potentials between a micromirror and its memory data electrodes cause the micromirror to tilt toward the illumination source in a DLP projection system or away from it, thus reflecting its incident light into or out of an optical collection aperture. The positive (+) tilt angle state corresponds to an 'on' pixel, and the negative (–) tilt angle state corresponds to an 'off' pixel.

Refer to *Micromirror Array Optical Characteristics* for the ± tilt angle specifications. Refer to the *Pin Configuration and Functions* for more information on micromirror clocking pulse (reset) control.

Submit Document Feedback

7.2 Feature Description

7.2.1 Power Interface

The DMD requires 3 DC voltages: DMD_P3P3V, V_{OFFSET} , and MBRST. DMD_P3P3V is created by the DLPA100 power and motor driver and the DLPA200 DMD micromirror driver. Both the DLPA100 and DLPA200 create the main DMD voltages, as well as powering various peripherals (TMP411, I^2C , and TI level translators). DMD_P3P3V provides the V_{CC} voltage required by the DMD. V_{OFFSET} (8.5V) and MBRST are made by the DLPA200 and are supplied to the DMD to control the micromirrors.

7.2.2 Timing

The data sheet provides timing analysis as measured at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 6-4 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. TI suggests that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.3 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.3.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation, and objectionable artifacts in the display's border and/or active area could occur.

7.3.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.3.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



7.4 Micromirror Array Temperature Calculation




Figure 7-1. Thermal Test Point Location

7.4.1 Micromirror Array Temperature Calculation

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in Figure 7-1) is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
 $Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$
 $Q_{ILLUMINATION} = (C_{L2W} \times SL)$

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C), TP1 location in Figure 7-1

Submit Document Feedback

- www.ti.com
- R_{ARRAY-TO-CERAMIC} = Thermal resistance of package (specified in *Thermal Information*) from array to ceramic TP1(°C/Watts).
- Q_{ARRAY} = Total DMD Power (electrical + absorbed) on array (Watts).
- Q_{ELECTRICAL} = Nominal electrical power
- C_{L2W} = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- SL = Measured ANSI screen lumens (lm)

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 1.4 W. The absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant C_{L2W} is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00274 W/lm.

Sample calculations:

T_{CERAMIC} = 55°C

SL = 3000 Im

Q_{ELECTRICAL} = 1.4 W

 $C_{1.2W} = 0.00274 \text{ W/Im}$

 $Q_{ARRAY} = 1.4 W + (0.00274 \times 3000) = 9.62 W$

 $T_{ARRAY} = 55^{\circ}C + (9.62 \text{ W} \times 0.6 \text{ C/W}) = 60.8^{\circ}C$

7.5 Micromirror Landed-on/Landed-Off Duty Cycle

7.5.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On-state 100% of the time (and in the Off-state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

7.5.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.5.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD Temperature at a given long-term average Landed Duty Cycle.

7.5.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in Table 7-1.

Table 7-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Submit Document Feedback

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue_Cycle_% (1) × Blue_Scale_Value)

where

• Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green, and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, and blue color intensities would be as shown in Table 7-2.

Blue Cycle Percentage **Red Cycle Percentage Green Cycle Percentage** 50% 20% 30% **Landed Duty Cycle Red Scale Value Green Scale Value Blue Scale Value** 0% 0% 0/100 100% 0% 0% 50/50 0% 0% 100% 20/80 0% 0% 100% 30/70 0% 6/94 12% 0% 0% 35% 0% 7/93 0% 0% 60% 18/82 100% 100% 0% 70/30 0% 100% 100% 50/50 100% 0% 100% 80/20 12% 35% 0% 13/87 0% 35% 60% 25/75 12% 0% 60% 24/76

100%

100%

Table 7-2. Example Landed Duty Cycle for Full-Color

100%

100/0

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

Texas Instruments DLP technology is a micro-electromechanical system (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, either towards the projection optics or collection optics. The large micromirror array size and ceramic package provides great thermal performance for bright display applications. Typical applications using the DLP550JE include digital signage, educational projector, and business projector.

8.2 Typical Application

The DLP550JE DMD combined with a DLPC4422 digital controller, DLPA100 and DLPA200 power management devices, provides XGA resolution for bright, colorful display applications. A typical display system using the DLP550JE and additional system components is shown in Figure 8-1.




Figure 8-1. Typical Display System

8.2.1 Design Requirements

A DLP550JE projection system is created by using the DMD chipset, including the DLP550JE, DLPC4422, DLPA100, and the DLPA200. The DLP550JE is used as the core imaging device in the display system and contains a 0.55-inch array of micromirrors. The DLPC4422 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver that converts the data from the source and using the converted data for driving the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the controller and illumination functionality. The DLPA200 provides the power and sequencing to drive the DLP550JE.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

Submit Document Feedback



8.2.2 Detailed Design Procedure

For connecting the DLPC4422 display controller and the DLP550JE DMD, see the reference design schematic. For a complete the DLP system, an optical module or light engine is required that contains the DLP550JE DMD, associated illumination sources, optical elements, and necessary mechanical components. The optical module is typically supplied by an OMM (optical module manufacturer) who specializes in designing optics for DLP projectors.

To ensure reliable operation, the DLP550JE DMD must always be used with the DLPC4422 display controller, a DLPA100 PMIC driver, and a DLPA200 DMD micromirror driver.



9 Power Supply Recommendations

9.1 DMD Power-Up and Power-Down Procedures

The DLP550JE power-up and power-down procedures are defined by the DLPC4422 data sheet (DLPS074). The power supply guidelines are defined in the DLPA200 data sheet (DLPS015D). These procedures must be followed to ensure reliable operation of the device.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. V_{CC} , V_{CCI} , V_{OFFSET} , and V_{MBRST} power supplies have to be coordinated during power-up and power-down operations. V_{SS} must also be connected. Failure to meet any of these requirements results in a significant reduction in the DMD's reliability and lifetime.

Submit Document Feedback



10 Device and Documentation Support

10.1 Device Support

10.1.1 Device Nomenclature




Figure 10-1. Device Number Description

10.1.2 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The human readable information is described in Figure 10-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, Part 1 of Serial Number, and Part 2 of Serial Number. The first character of the DMD Serial Number (part 1) is the manufacturing year. The second character of the DMD Serial Number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Example: *1076-643AB GHXXXXX LLLLLLM




Figure 10-2. DMD Marking (Device Top View)

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP470NE.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



- DLPC4422 Display Controller Data Sheet
- DLPA100 Power and Motor Driver Data Sheet

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

DLP® is a registered trademark of TI.

is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 30-Aug-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DLP550JEFYA	ACTIVE	CPGA	FYA	149	33	RoHS & Green			0 to 70		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.









IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated