



MUPB001 PWR SchDoc




USB TO SPI SchDoc




PROG CLK SchDoc









FPGA01 SchDoc





Connector SchDoc


















PUSHBUTTON TO FORCE THE RECONFIGURATION





FPGA JTAG




Default config set to Master Serial M(1:0) = 01




PROM JTAG




For 1V2\_VCCINT




For VCCO\_0




For VCCO\_1




For VCCAUX



For VCCO\_2



For VCCO\_3



For XCF04S

