


---

**3 W, filter-free, class-D audio power amplifier with 6 or 12 dB fixed gain select**

---

Datasheet - production data

**TS2007EIJT, 9-bump Flip-chip****Features**

- Operates from  $V_{CC} = 2.4\text{ V}$  to  $5.5\text{ V}$
- Standby mode active low
- Output power:  $1.4\text{ W}$  at  $5\text{ V}$  or  $0.5\text{ W}$  at  $3.0\text{ V}$  into  $8\ \Omega$  with 1% THD+N max.
- Output power:  $2.3\text{ W}$  at  $5\text{ V}$  or  $0.75\text{ W}$  at  $3.0\text{ V}$  into  $4\ \Omega$  with 1% THD+N max.
- Two fixed gain selects: 6 dB or 12 dB
- Low current consumption
- Efficiency: 86% typ.
- Signal-to-noise ratio: 90 dB typ.
- PSRR: 68 dB typical at 217 Hz with 6 dB gain
- PWM base frequency: 280 kHz
- Low pop and click noise
- Thermal shutdown protection
- Output short-circuit protection
- Flip-chip lead-free 9-bump package with back coating in option

**Applications**

- Cellular phones
- PDAs
- Notebook PCs

**Description**

The TS2007FC is a class-D audio power amplifier. It is able to drive up to  $1.4\text{ W}$  into an  $8\ \Omega$  load at  $5\text{ V}$ , it achieves better efficiency than typical class-AB audio power amplifiers.

This device can switch between two gain settings, 6 dB or 12 dB via a logic signal on the gain select pin. The pop and click reduction circuitry provides low on/off switching noise which allows the device to start within 1 ms typically.

A standby mode function (active low) keeps the current consumption down to  $1\ \mu\text{A}$  typically.

The TS2007FC is available in a 9-bump Flip-chip lead-free package.

# Contents

<b>1</b>	<b>Absolute maximum ratings and operating conditions</b>	<b>4</b>
<b>2</b>	<b>Application information</b>	<b>6</b>
<b>3</b>	<b>Electrical characteristics</b>	<b>8</b>
3.1	Electrical characteristics tables	8
3.2	Electrical characteristic curves	13
<b>4</b>	<b>Application information</b>	<b>22</b>
4.1	Differential configuration principle	22
4.2	Gain settings	22
4.3	Common mode feedback loop limitations	22
4.4	Low frequency response	23
4.5	Circuit decoupling	23
4.6	Wakeup time ( $t_{wu}$ )	24
4.7	Shutdown time	24
4.8	Consumption in shutdown mode	24
4.9	Single-ended input configuration	24
4.10	Output filter considerations	25
4.11	Short-circuit protection	27
4.12	Thermal shutdown	27
<b>5</b>	<b>Package information</b>	<b>28</b>
5.1	9-bump Flip-chip package information	29
<b>6</b>	<b>Ordering information</b>	<b>30</b>
<b>7</b>	<b>Revision history</b>	<b>30</b>

## List of tables

Table 1.	Absolute maximum ratings (AMR) . . . . .	4
Table 2.	Operating conditions . . . . .	5
Table 3.	External component description . . . . .	6
Table 4.	Pin description . . . . .	6
Table 5.	$V_{CC} = +5\text{ V}$ , $GND = 0\text{ V}$ , $V_{ic} = 2.5\text{ V}$ , $T_{amb} = 25\text{ °C}$ (unless otherwise specified) . . . . .	8
Table 6.	$V_{CC} = +4.2\text{ V}$ , $GND = 0\text{ V}$ , $V_{ic} = 2.1\text{ V}$ , $T_{amb} = 25\text{ °C}$ (unless otherwise specified) . . . . .	9
Table 7.	$V_{CC} = +3.6\text{ V}$ , $GND = 0\text{ V}$ , $V_{ic} = 1.8\text{ V}$ , $T_{amb} = 25\text{ °C}$ (unless otherwise specified) . . . . .	10
Table 8.	$V_{CC} = +3.0\text{ V}$ , $GND = 0\text{ V}$ , $V_{ic} = 1.5\text{ V}$ , $T_{amb} = 25\text{ °C}$ (unless otherwise specified) . . . . .	11
Table 9.	$V_{CC} = +2.7\text{ V}$ , $GND = 0\text{ V}$ , $V_{ic} = 1.35\text{ V}$ , $T_{amb} = 25\text{ °C}$ (unless otherwise specified) . . . . .	12
Table 10.	Index of graphs . . . . .	14
Table 11.	GS pin gains . . . . .	22
Table 12.	Example of component choice . . . . .	26
Table 13.	Order codes . . . . .	30
Table 14.	Document revision history . . . . .	30

## List of figures

Figure 1.	9-bump Flip-chip pinout (top view) . . . . .	8
Figure 2.	Typical application . . . . .	9
Figure 3.	Test diagram for measurements . . . . .	15
Figure 4.	Test diagram for PSRR measurements . . . . .	15
Figure 5.	Current consumption vs. power supply voltage . . . . .	17
Figure 6.	Standby current vs. power supply voltage . . . . .	17
Figure 7.	Current consumption vs. standby voltage . . . . .	17
Figure 8.	Efficiency vs. output power @ 5 V and 4 $\Omega$ . . . . .	17
Figure 9.	Efficiency vs. output power @ 5 V and 8 $\Omega$ . . . . .	17
Figure 10.	Efficiency vs. output power @ 3.6 V and 4 $\Omega$ . . . . .	17
Figure 11.	Efficiency vs. output power @ 3.6 V and 8 $\Omega$ . . . . .	18
Figure 12.	Efficiency vs. output power @ 2.7 V and 4 $\Omega$ . . . . .	18
Figure 13.	Efficiency vs. output power @ 2.7 V and 8 $\Omega$ . . . . .	18
Figure 14.	Output power vs. power supply voltage @ 1% THD+N . . . . .	18
Figure 15.	Output power vs. power supply voltage @ 10% THD+N . . . . .	18
Figure 16.	THD+N vs. output power @ 4 $\Omega$ and 100 Hz . . . . .	18
Figure 17.	THD+N vs. output power @ 8 $\Omega$ and 100 kHz . . . . .	19
Figure 18.	THD+N vs. frequency @ 4 $\Omega$ and 1 kHz . . . . .	19
Figure 19.	THD+N vs. output power @ 8 $\Omega$ and 1 kHz . . . . .	19
Figure 20.	THD+N vs. frequency @ 5 V and 4 $\Omega$ . . . . .	19
Figure 21.	THD+N vs. frequency @ 5 V and 8 $\Omega$ . . . . .	19
Figure 22.	THD+N vs. frequency @ 4.2 V and 4 $\Omega$ . . . . .	19
Figure 23.	THD+N vs. frequency @ 4.2 V and 8 $\Omega$ . . . . .	20
Figure 24.	THD+N vs. frequency @ 3.6 V and 4 $\Omega$ . . . . .	20
Figure 25.	THD+N vs. frequency @ 3.6 V and 8 $\Omega$ . . . . .	20
Figure 26.	THD+N vs. frequency @ 3 V and 4 $\Omega$ . . . . .	20
Figure 27.	THD+N vs. frequency @ 3 V and 8 $\Omega$ . . . . .	20
Figure 28.	THD+N vs. frequency @ 2.7 V and 4 $\Omega$ . . . . .	20
Figure 29.	THD+N vs. frequency @ 2.7 V and 8 $\Omega$ . . . . .	21
Figure 30.	PSRR vs. frequency . . . . .	21
Figure 31.	PSRR vs. common mode input voltage @ +6 dB gain . . . . .	21
Figure 32.	PSRR vs. common mode input voltage @ +12 dB gain . . . . .	21
Figure 33.	CMRR vs. frequency . . . . .	21
Figure 34.	CMRR vs. common mode input voltage @ +6 dB gain . . . . .	21
Figure 35.	CMRR vs. common mode input voltage @ +12 dB gain . . . . .	22
Figure 36.	Gain vs. frequency @ +6 dB gain . . . . .	22
Figure 37.	Gain vs. frequency @ +12 dB gain . . . . .	22
Figure 38.	Output offset vs. common mode input voltage @ 5 V . . . . .	22
Figure 39.	Output offset vs. common mode input voltage @ 3.6 V . . . . .	22
Figure 40.	Output offset vs. common mode input voltage @ 2.7 V . . . . .	22
Figure 41.	Power derating curves . . . . .	23
Figure 42.	Startup and shutdown phase $V_{CC} = 5$ V, $G = 6$ dB, $C_{in} = 1$ $\mu$ F, inputs grounded . . . . .	23
Figure 43.	Startup and shutdown phase $V_{CC} = 5$ V, $G = 6$ dB, $C_{in} = 1$ $\mu$ F, $V_{in} = 1$ $V_{pp}$ , $F = 10$ kHz . . . . .	23
Figure 44.	Startup and shutdown phase $V_{CC} = 5$ V, $G = 12$ dB, $C_{in} = 1$ $\mu$ F, $V_{in} = 1$ $V_{pp}$ , $F = 10$ kHz . . . . .	23
Figure 45.	Typical application for single-ended input configuration . . . . .	27
Figure 46.	Ferrite chip bead placement . . . . .	28
Figure 47.	LC output filter with RC network . . . . .	28
Figure 48.	9-bump Flip-chip package outline . . . . .	31

Figure 49. 9-bump Flip-chip marking (top view)..... 31

# 1 Absolute maximum ratings and operating conditions

**Table 1. Absolute maximum ratings (AMR)**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage <sup>(1)</sup>	6	V
$V_{in}$	Input voltage <sup>(2)</sup>	GND to $V_{CC}$	
$T_{oper}$	Operating free-air temperature range	-40 to + 85	°C
$T_{stg}$	Storage temperature	-65 to +150	
$T_j$	Maximum junction temperature	150	
$R_{thja}$	Thermal resistance junction to ambient <sup>(3)</sup>	200	°C/W
$P_d$	Power dissipation	Internally limited <sup>(4)</sup>	W
ESD	Human body model <sup>(5)</sup>	2	kV
	Machine model <sup>(6)</sup>	200	V
Latch-up	Latch-up immunity	Class A = 200	mA
	Lead temperature (soldering, 10 s)	260	°C
	Output short-circuit protection	Internally limited <sup>(7)</sup>	A
$R_L$	Minimum load resistor	3.2	Ω

1. All voltage values are measured with respect to the ground pin
2. The magnitude of the input signal must never exceed  $V_{CC} + 0.3\text{ V} / \text{GND} - 0.3\text{ V}$
3. The device is protected from over heating by a thermal shutdown active @ 150° C
4. Exceeding the power derating curves during a long period provokes abnormal operating conditions
5. Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin combinations with other pins floating.
6. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.
7. Implemented short-circuit protection protects the amplifier against damage by short-circuit between positive and negative outputs and between outputs and ground.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply voltage	2.4 to 5.5	V
$V_{in}$	Input voltage range	GND to $V_{CC}$	
$V_{icm}$	Input common mode voltage range <sup>(1)</sup>	GND + 0.15 V to $V_{CC} - 0.7$ V	
$V_{STBY}$	Standby voltage input <sup>(2)</sup> : Device ON Device OFF	$1.4 \leq V_{STBY} \leq V_{CC}$ $GND \leq V_{STBY} \leq 0.4$ <sup>(3)</sup>	
$V_{GS}$	Gain select input voltage <sup>(4)</sup> : Gain = 6 dB Gain = 12 dB	$1.4 \leq V_{GS} \leq V_{CC}$ $GND \leq V_{GS} \leq 0.4$	
$R_L$	Load resistor	$\geq 4$	$\Omega$
$R_{thja}$	Thermal resistance junction to ambient <sup>(5)</sup>	90	$^{\circ}\text{C}/\text{W}$


1.  $|V_{ool}| \leq 35$  mV max with both differential gains
2. Without any signal on  $V_{STBY}$ , the device is in standby (internal 300 k $\Omega$  pull-down resistor)
3. Minimum current consumption is obtained when  $V_{STBY} = \text{GND}$
4. Without any signal on GS pin, the device is in a 6 dB gain configuration (internal 300 k $\Omega$  pull up resistor)
5. When mounted on 4-layer PCB

## 2 Application information

**Table 3. External component description**

Components	Functional description
$C_s$	Supply capacitor that provides power supply filtering
$C_{in}$	Input coupling capacitors (optional) that block the DC voltage at the amplifier input terminal. These capacitors also form a high-pass filter with $Z_{in}$ ( $F_c = 1 / (2 \times \pi \times Z_{in} \times C_{in})$ ).

**Figure 1. 9-bump Flip-chip pinout (top view)**




**Table 4. Pin description**

Pin name	Pin description
IN+	Positive differential input
VCC	Power supply
IN-	Negative differential input
GS	Gain select input
STDBY	Standby pin (active low)
GND	Ground
OUT+	Positive differential output
OUT-	Negative differential output



Figure 2. Typical application



Note: See [Section 4.10: Output filter considerations](#).

### 3 Electrical characteristics

#### 3.1 Electrical characteristics tables

Table 5.  $V_{CC} = +5\text{ V}$ ,  $GND = 0\text{ V}$ ,  $V_{IC} = 2.5\text{ V}$ ,  $T_{amb} = 25\text{ °C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current, no input signal, no load		2.5	4	mA
$I_{CC-STBY}$	Standby current <sup>(1)</sup> , no input signal, $V_{STBY} = GND$		1	2	$\mu\text{A}$
$V_{oo}$	Output offset voltage, floating inputs, $R_L = 8\ \Omega$			25	mV
$P_o$	Output power THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		2.3 1.4 3 1.75		W
THD + N	Total harmonic distortion + noise $P_o = 900\text{ mW}_{RMS}$ , $G = 6\text{ dB}$ , $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.12		%
Efficiency	Efficiency $P_o = 2.3\text{ W}_{rms}$ , $R_L = 4\ \Omega$ (with LC output filter) $P_o = 1.4\text{ W}_{rms}$ , $R_L = 8\ \Omega$ (with LC output filter)		86 92		
PSRR	Power supply rejection ratio with inputs grounded, $C_{IN} = 1\ \mu\text{F}$ <sup>(2)</sup> $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 6\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$ $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 12\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$		68 65		dB
CMRR	Common mode rejection ratio $C_{in}=1\ \mu\text{F}$ , $R_L = 8\ \Omega$ $20\text{ Hz} < F < 20\text{ kHz}$ , $G = 6\text{ dB}$ , $\Delta V_{ICM} = 200\text{ mV}_{pp}$		60		
Gain	Gain value, $G_S = 0\text{ V}$ Gain value, $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	
$Z_{in}$	Single ended input impedance <sup>(3)</sup>	68	75	82	k $\Omega$
$F_{PWM}$	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting), $F = 1\text{ kHz}$ , $P_o = 1.9\text{ W}$ $G = 6\text{ dB}$ , $R_L = 4\ \Omega$ (with LC output filter)		93		dB
$t_{WU}$	Wake-up time		1	3	ms
$t_{STBY}$	Standby time		1		
$V_N$	Output voltage noise, $F = 20\text{ Hz}$ to $20\text{ kHz}$ , $R_L = 4\ \Omega$ Unweighted (filterless, $G = 6\text{ dB}$ ) A-weighted (filterless, $G = 6\text{ dB}$ ) Unweighted (with LC output filter, $G = 6\text{ dB}$ ) A-weighted (with LC output filter, $G = 6\text{ dB}$ ) Unweighted (filterless, $G = 12\text{ dB}$ ) A-weighted (filterless, $G = 12\text{ dB}$ ) Unweighted (with LC output filter, $G = 12\text{ dB}$ ) A-weighted (with LC output filter, $G = 12\text{ dB}$ )		87 60 83 58 106 77 101 75		$\mu\text{V}_{rms}$

1. Standby mode is active when  $V_{STBY}$  is tied to GND

2. Dynamic measurement -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the superimposed sinus signal to  $V_{CC}$  @  $F = 217\text{ Hz}$ .

3. Independent of gain configuration (6 or 12 dB) and between IN+ or IN- and GND

Table 6.  $V_{CC} = +4.2\text{ V}$ ,  $GND = 0\text{ V}$ ,  $V_{ic} = 2.1\text{ V}$ ,  $T_{amb} = 25\text{ }^\circ\text{C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current, no input signal, no load		2	3.3	mA
$I_{CC-STBY}$	Standby current <sup>(1)</sup> , no input signal, $V_{STBY} = GND$		0.85	2	$\mu\text{A}$
$V_{oo}$	Output offset voltage, floating inputs, $R_L = 8\ \Omega$			25	mV
$P_o$	Output power THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		1.6 0.95 2 1.2		W
THD + N	Total harmonic distortion + noise $P_o = 600\text{ mW}_{rms}$ , $G = 6\text{ dB}$ , $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.09		%
Efficiency	Efficiency $P_o = 1.6\text{ W}_{rms}$ , $R_L = 4\ \Omega$ (with LC output filter) $P_o = 0.95\text{ W}_{rms}$ , $R_L = 8\ \Omega$ (with LC output filter)		86 92		
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1\ \mu\text{F}$ <sup>(2)</sup> $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 6\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$ $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 12\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$		68 65		dB
CMRR	Common mode rejection ratio $C_{in} = 1\ \mu\text{F}$ , $R_L = 8\ \Omega$ , $20\text{ Hz} < F < 20\text{ kHz}$ , $G = 6\text{ dB}$ , $\Delta V_{ICM} = 200\text{ mV}_{pp}$		60		
Gain	Gain value $G_S = 0\text{ V}$ $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	
$Z_{IN}$	Single ended input impedance <sup>(3)</sup>	68	75	82	k $\Omega$
$F_{PWM}$	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting), $F = 1\text{ kHz}$ , $P_o = 1.3\text{ W}$ $G = 6\text{ dB}$ , $R_L = 4\ \Omega$ (with LC output filter)		92		dB
$t_{WU}$	Wake-up time		1	3	ms
$t_{STBY}$	Standby time		1		
$V_N$	Output voltage noise, $F = 20\text{ Hz}$ to $20\text{ kHz}$ , $R_L = 4\ \Omega$ Unweighted (filterless, $G = 6\text{ dB}$ ) A-weighted (filterless, $G = 6\text{ dB}$ ) Unweighted (with LC output filter, $G = 6\text{ dB}$ ) A-weighted (with LC output filter, $G = 6\text{ dB}$ ) Unweighted (filterless, $G = 12\text{ dB}$ ) A-weighted (filterless, $G = 12\text{ dB}$ ) Unweighted (with LC output filter, $G = 12\text{ dB}$ ) A-weighted (with LC output filter, $G = 12\text{ dB}$ )		86 59 82 57 105 74 100 74		$\mu\text{V}_{rms}$

- Standby mode is active when  $V_{STBY}$  is tied to GND
- Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the superimposed sinus signal to  $V_{CC}$  @  $F = 217\text{ Hz}$
- Independent of gain configuration (6 or 12 dB) and between IN+ or IN- and GND

**Table 7.  $V_{CC} = +3.6\text{ V}$ ,  $GND = 0\text{ V}$ ,  $V_{ic} = 1.8\text{ V}$ ,  $T_{amb} = 25\text{ °C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current, no input signal, no load		1.7	3.1	mA
$I_{CC-STBY}$	Standby current <sup>(1)</sup> , no input signal, $V_{STBY} = GND$		0.75	2	μA
$V_{oo}$	Output offset voltage, floating inputs, $R_L = 8\ \Omega$			25	mV
$P_o$	Output power THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		1.2 0.7 1.55 0.9		W
THD + N	Total harmonic distortion + noise $P_o = 400\text{ mW}_{rms}$ , $G = 6\text{ dB}$ , $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.06		%
Efficiency	Efficiency $P_o = 1.18\text{ W}_{rms}$ , $R_L = 4\ \Omega$ (with LC output filter) $P_o = 0.7\text{ W}_{rms}$ , $R_L = 8\ \Omega$ (with LC output filter)		86 92		
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1\ \mu\text{F}$ <sup>(2)</sup> $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 6\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$ $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 12\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$		68 65		dB
CMRR	Common mode rejection ratio $C_{in} = 1\ \mu\text{F}$ , $R_L = 8\ \Omega$ , $20\text{ Hz} < F < 20\text{ kHz}$ , $G = 6\text{ dB}$ , $\Delta V_{ICM} = 200\text{ mV}_{pp}$		60		
Gain	Gain value $G_S = 0\text{ V}$ $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	
$Z_{in}$	Single ended input impedance <sup>(3)</sup>	68	75	82	kΩ
$F_{PWM}$	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting), $F=1\text{ kHz}$ , $P_o = 0.9\text{ W}$ $G = 6\text{ dB}$ , $R_L = 4\ \Omega$ (with LC output filter)		90		dB
$t_{WU}$	Wakeup time		1	3	ms
$t_{STBY}$	Standby time		1		
$V_N$	Output voltage noise, $F = 20\text{ Hz to } 20\text{ kHz}$ , $R_L = 4\ \Omega$ Unweighted (filterless, $G = 6\text{ dB}$ ) A-weighted (filterless, $G = 6\text{ dB}$ ) Unweighted (with LC output filter, $G = 6\text{ dB}$ ) A-weighted (with LC output filter, $G = 6\text{ dB}$ ) Unweighted (filterless, $G = 12\text{ dB}$ ) A-weighted (filterless, $G = 12\text{ dB}$ ) Unweighted (with LC output filter, $G = 12\text{ dB}$ ) A-weighted (with LC output filter, $G = 12\text{ dB}$ )		84 58 79 56 104 75 99 72		μV <sub>RMS</sub>

- Standby mode is active when  $V_{STBY}$  is tied to GND
- Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the superimposed sinus signal to  $V_{CC}$  @  $F = 217\text{ Hz}$
- Independent of gain configuration (6 or 12 dB) and between IN+ or IN- and GND

Table 8.  $V_{CC} = +3.0\text{ V}$ ,  $GND = 0\text{ V}$ ,  $V_{ic} = 1.5\text{ V}$ ,  $T_{amb} = 25\text{ }^\circ\text{C}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current, no input signal, no load		1.5	2.9	mA
$I_{CC-STBY}$	Standby current <sup>(1)</sup> , no input signal, $V_{STBY} = GND$		0.6	2	$\mu\text{A}$
$V_{oo}$	Output offset voltage, floating inputs, $R_L = 8\ \Omega$			25	mV
$P_o$	Output power THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.75 0.5 1 0.6		W
THD + N	Total harmonic distortion + noise $P_o = 300\text{ mW}_{RMS}$ , $G = 6\text{ dB}$ , $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.04		%
Efficiency	Efficiency $P_o = 0.8\text{ W}_{rms}$ , $R_L = 4\ \Omega$ (with LC output filter) $P_o = 0.5\text{ W}_{rms}$ , $R_L = 8\ \Omega$ (with LC output filter)		85 91		
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1\ \mu\text{F}$ <sup>(2)</sup> $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 6\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$ $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $G = 12\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$		68 65		dB
CMRR	Common mode rejection ratio $C_{in} = 1\ \mu\text{F}$ , $R_L = 8\ \Omega$ , $20\text{ Hz} < F < 20\text{ kHz}$ , $G = 6\text{ dB}$ , $\Delta V_{ICM} = 200\text{ mV}_{pp}$		60		
Gain	Gain value $G_S = 0\text{ V}$ $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	
$Z_{in}$	Single ended input impedance <sup>(3)</sup>	68	75	82	k $\Omega$
$F_{PWM}$	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting), $F = 1\text{ kHz}$ , $P_o = 0.6\text{ W}$ $G = 6\text{ dB}$ , $R_L = 4\ \Omega$ (with LC output filter)		89		dB
$t_{WU}$	Wakeup time		1	3	ms
$t_{STBY}$	Standby time		1		
$V_N$	Output voltage noise, $F = 20\text{ Hz}$ to $20\text{ kHz}$ , $R_L = 4\ \Omega$ Unweighted (filterless, $G = 6\text{ dB}$ ) A-weighted (filterless, $G = 6\text{ dB}$ ) Unweighted (with LC output filter, $G = 6\text{ dB}$ ) A-weighted (with LC output filter, $G = 6\text{ dB}$ ) Unweighted (filterless, $G = 12\text{ dB}$ ) A-weighted (filterless, $G = 12\text{ dB}$ ) Unweighted (with LC output filter, $G = 12\text{ dB}$ ) A-weighted (with LC output filter, $G = 12\text{ dB}$ )		82 57 78 55 103 74 99 71		$\mu\text{V}_{RMS}$

1. Standby mode is active when  $V_{STBY}$  is tied to GND

2. Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the superimposed sinus signal to  $V_{CC}$  @  $F = 217\text{ Hz}$

3. Independent of gain configuration (6 or 12 dB) and between IN+ or IN- and GND

**Table 9.  $V_{CC} = +2.7\text{ V}$ ,  $GND = 0\text{ V}$ ,  $V_{IC} = 1.35\text{ V}$ ,  $T_{amb} = 25\text{ }^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply current, no input signal, no load		1.45	2.5	mA
$I_{CC-STBY}$	Standby current <sup>(1)</sup> , no input signal, $V_{STBY} = GND$		0.5	2	$\mu\text{A}$
$V_{oo}$	Output offset voltage, floating inputs, $R_L = 8\ \Omega$			25	mV
$P_o$	Output power THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 1% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 4\ \Omega$ THD = 10% max., $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.64 0.39 0.83 0.49		W
THD + N	Total harmonic distortion + noise $P_o = 250\text{ mW}_{rms}$ , $G = 6\text{ dB}$ , $F = 1\text{ kHz}$ , $R_L = 8\ \Omega$		0.03		%
Efficiency	Efficiency $P_o = 0.64\text{ W}_{rms}$ , $R_L = 4\ \Omega$ (with LC output filter) $P_o = 0.39\text{ W}_{rms}$ , $R_L = 8\ \Omega$ (with LC output filter)		84 91		
PSRR	Power supply rejection ratio with inputs grounded, $C_{in} = 1\ \mu\text{F}$ <sup>(2)</sup> $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $\text{Gain} = 6\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$ $F = 217\text{ Hz}$ , $R_L = 8\ \Omega$ , $\text{Gain} = 12\text{ dB}$ , $V_{ripple} = 200\text{ mV}_{pp}$		68 65		dB
CMRR	Common mode rejection ratio $C_{in} = 1\ \mu\text{F}$ , $R_L = 8\ \Omega$ , $20\text{ Hz} < F < 20\text{ kHz}$ , $\text{Gain} = 6\text{ dB}$ , $\Delta V_{ICM} = 200\text{ mV}_{pp}$		60		
Gain	Gain value $G_S = 0\text{ V}$ $G_S = V_{CC}$	11.5 5.5	12 6	12.5 6.5	
$Z_{in}$	Single ended input impedance <sup>(3)</sup>	68	75	82	k $\Omega$
$F_{PWM}$	Pulse width modulator base frequency	190	280	370	kHz
SNR	Signal-to-noise ratio (A-weighting), $F=1\text{ kHz}$ , $P_o = 0.5\text{ W}$ $G = 6\text{ dB}$ , $R_L = 4\ \Omega$ (with LC output filter)		88		dB
$t_{WU}$	Wakeup time		1	3	ms
$t_{STBY}$	Standby time		1		
$V_N$	Output voltage noise, $F = 20\text{ Hz}$ to $20\text{ kHz}$ , $R_L = 4\ \Omega$ Unweighted (filterless, $G = 6\text{ dB}$ ) A-weighted (filterless, $G = 6\text{ dB}$ ) Unweighted (with LC output filter, $G = 6\text{ dB}$ ) A-weighted (with LC output filter, $G = 6\text{ dB}$ ) Unweighted (filterless, $G = 12\text{ dB}$ ) A-weighted (filterless, $G = 12\text{ dB}$ ) Unweighted (with LC output filter, $G = 12\text{ dB}$ ) A-weighted (with LC output filter, $G = 12\text{ dB}$ )		82 56 77 55 100 73 98 70		$\mu\text{V}_{RMS}$

- Standby mode is active when  $V_{STBY}$  is tied to GND
- Dynamic measurements -  $20 \cdot \log(\text{rms}(V_{out})/\text{rms}(V_{ripple}))$ .  $V_{ripple}$  is the superimposed sinus signal to  $V_{CC}$  @  $F = 217\text{ Hz}$
- Independent of gain configuration (6 or 12 dB) and between IN+ or IN- and GND

### 3.2 Electrical characteristic curves

The graphs shown in this section use the following abbreviations:

- $R_L + 15 \mu\text{H}$  or  $30 \mu\text{H}$  = pure resistor + very low series resistance inductor
- Filter = LC output filter ( $1 \mu\text{F} + 30 \mu\text{H}$  for  $4 \Omega$  and  $0.5 \mu\text{F} + 15 \mu\text{H}$  for  $8 \Omega$ )

All measurements are made with  $C_{S1} = 1 \mu\text{F}$  and  $C_{S2} = 100 \text{ nF}$  (Figure 3), except for the PSRR where  $C_{S1}$  is removed (Figure 4).

Figure 3. Test diagram for measurements





Figure 4. Test diagram for PSRR measurements




A list of the graphs shown in this section is provided in [Table 10](#).

**Table 10. Index of graphs**


Description	Figure
Current consumption vs. power supply voltage	<a href="#">Figure 5</a>
Standby current vs. power supply voltage	<a href="#">Figure 6</a>
Current consumption vs. standby voltage	<a href="#">Figure 7</a>
Efficiency vs. output power	<a href="#">Figure 8 to Figure 13</a>
Output power vs. power supply voltage	<a href="#">Figure 14, Figure 15</a>
THD+N vs. output power	<a href="#">Figure 16 to Figure 19</a>
THD+N vs. frequency	<a href="#">Figure 20 to Figure 29</a>
PSRR vs. frequency	<a href="#">Figure 30</a>
PSRR vs. common mode input voltage	<a href="#">Figure 31, Figure 32</a>
CMRR vs. frequency	<a href="#">Figure 33</a>
CMRR vs. common mode input voltage	<a href="#">Figure 34, Figure 35</a>
Gain vs. frequency	<a href="#">Figure 36, Figure 37</a>
Output offset vs. common mode input voltage	<a href="#">Figure 38 to Figure 40</a>
Power derating curves	<a href="#">Figure 41</a>
Startup and shutdown phase	<a href="#">Figure 42 to Figure 44</a>




**Figure 5. Current consumption vs. power supply voltage**




**Figure 6. Standby current vs. power supply voltage**




**Figure 7. Current consumption vs. standby voltage**




**Figure 8. Efficiency vs. output power @ 5 V and 4 Ω**















**Figure 9. Efficiency vs. output power @ 5 V and 8 Ω**



**Figure 10. Efficiency vs. output power @ 3.6 V and 4 Ω**















Figure 29. THD+N vs. frequency @ 2.7 V and 8 Ω




Figure 30. PSRR vs. frequency




Figure 31. PSRR vs. common mode input voltage @ +6 dB gain




Figure 32. PSRR vs. common mode input voltage @ +12 dB gain




Figure 33. CMRR vs. frequency







Figure 34. CMRR vs. common mode input voltage @ +6 dB gain




**Figure 35. CMRR vs. common mode input voltage @ +12 dB gain**




**Figure 36. Gain vs. frequency @ +6 dB gain**




**Figure 37. Gain vs. frequency @ +12 dB gain**




**Figure 38. Output offset vs. common mode input voltage @ 5 V**







**Figure 39. Output offset vs. common mode input voltage @ 3.6 V**



**Figure 40. Output offset vs. common mode input voltage @ 2.7 V**





## 4 Application information

### 4.1 Differential configuration principle

The TS2007FC is a monolithic, fully-differential input/output, class-D power amplifier. It includes a common mode feedback loop that controls the output bias value to average it at  $V_{CC}/2$  in the range of DC common mode input voltage. This allows the device to always have a maximum output voltage swing, and consequently, maximizes the output power. In addition, as the load is connected differentially compared to a single-ended topology, the output is four times higher for the same power supply voltage.

A fully-differential amplifier has the following **advantages**:

- High PSRR (power supply rejection ratio)
- High CMRR (common mode noise rejection)
- Virtually zero pop without additional circuitry, giving a faster startup time than conventional single-ended input amplifiers
- Easy interfacing with a differential output audio DAC
- No input coupling capacitors required since there is a common mode feedback loop

### 4.2 Gain settings

In the flat region of the frequency-response curve (no input coupling capacitor or internal feedback loop + load effect), the differential gain can be set to either 6 or 12 dB depending on the logic level of the GS pin.

**Table 11. GS pin gains**

GS pin	Gain (dB)	Gain (V/V)
1	6 dB	2
0	12 dB	4

*Note:* Between the GS pin and  $V_{CC}$  there is an internal 300 k $\Omega$  resistor. When the pin is floating the gain is 6 dB. In standby mode, this internal resistor is disconnected (HiZ input).

### 4.3 Common mode feedback loop limitations

The common mode feedback loop allows the output DC bias voltage to be averaged at  $V_{CC}/2$  for any DC common mode bias input voltage.

Due to the  $V_{icm}$  limitation of the input stage (see [Table 2: Operating conditions](#)), the common mode feedback loop can fulfill its role only within the defined range.



## 4.4 Low frequency response

If a low frequency bandwidth limitation is required, it is possible to use input coupling capacitors. In the low frequency region, the input coupling capacitor  $C_{in}$  has a greater effect.  $C_{in}$  and the input impedance  $Z_{in}$  form a first-order high-pass filter with a -3 dB cutoff frequency (see [Table 5](#) to [Table 9](#)).

$$F_{CL} = \frac{1}{2 \cdot \pi \cdot Z_{in} \cdot C_{in}}$$

where  $F_{CL}$  = cutoff frequency

So, for a desired cutoff frequency we can calculate  $C_{in}$  as follows:

$$C_{in} = \frac{1}{2 \cdot \pi \cdot Z_{in} \cdot F_{CL}}$$

where  $F_{CL}$  is expressed in Hz,  $Z_{in}$  in  $\Omega$ , and  $C_{in}$  in F.

The input impedance,  $Z_{in}$ , is for the whole power supply voltage range, typically 75 k $\Omega$ . There is also a tolerance around the typical value (see [Table 5](#) to [Table 9](#)). The tolerance of  $F_{CL}$  can also be calculated:

- $F_{CLmax} = 1.103 \cdot F_{CL}$
- $F_{CLmin} = 0.915 \cdot F_{CL}$

## 4.5 Circuit decoupling

A power supply capacitor, referred to as  $C_S$ , is needed to correctly bypass the TS2007FC.

The TS2007FC has a typical switching frequency of 280 kHz and an output fall and rise time of less than or equal to 5 ns. Due to these very fast transients, careful decoupling is mandatory.

A 1  $\mu$ F ceramic capacitor is enough, but it must be located very close to the TS2007FC in order to avoid any extra parasitic inductance created by a long track wire. Parasitic loop inductance, in relation with  $di/dt$ , introduces overvoltage that decreases the global efficiency of the device and may cause, if this parasitic inductance is too high, a TS2007FC breakdown. For filtering low frequency noise signals on the power line, it is recommended to use a capacitor of at least 1  $\mu$ F.

In addition, even if a ceramic capacitor has an adequate high frequency ESR (equivalent series resistance) value, its current capability is also important. A 0603 size is a good compromise, particularly when a 4  $\Omega$  load is used.

Another important parameter is the rated voltage of the capacitor. A 1  $\mu$ F/6.3 V capacitor used at 5 V, can loose about 50% of its value. With a power supply voltage of 5 V, the decoupling value, instead of 1  $\mu$ F, can be reduced to 0.5  $\mu$ F. As  $C_S$  has particular influence on the THD+N in the medium to high frequency region, this capacitor variation becomes decisive. In addition, less decoupling means higher overshoots which can be problematic if they reach the power supply AMR value (6 V).

## 4.6 Wakeup time ( $t_{wu}$ )

When the standby is released to set the device ON, there is a wait of 1 ms typically. The TS2007FC has an internal digital delay that mutes the outputs and releases them after this time in order to avoid any pop noise.

*Note:* The gain increases smoothly (see [Figure 43](#) and [Figure 44](#)) from the mute to the gain selected by the GS pin ([Section 4.2](#)).

## 4.7 Shutdown time

When the standby command is set to high, the time required to put the two output stages into high impedance and to put the internal circuitry in shutdown mode, is typically 1 ms. This time is used to decrease the gain and avoid any pop noise during shutdown.

*Note:* The gain decreases smoothly until the outputs are muted (see [Figure 43](#) and [Figure 44](#)).

## 4.8 Consumption in shutdown mode

Between the shutdown pin and GND there is an internal 300 k $\Omega$  resistor. This resistor forces the TS2007FC to be in shutdown when the shutdown input is left floating.


However, this resistor also introduces additional shutdown power consumption if the shutdown pin voltage does not equal 0 V. This extra current is provided by the device that drives the standby pin of the amplifier.

Referring to [Table 2: Operating conditions](#), with a 0.4 V shutdown voltage pin for example, you must add  $0.4 \text{ V}/300 \text{ k} = 1.3 \text{ }\mu\text{A}$  in typical ( $0.4 \text{ V}/273 \text{ k} = 1.46 \text{ }\mu\text{A}$  maximum) to the shutdown current specified in [Table 5](#) to [Table 9](#).

## 4.9 Single-ended input configuration

It is possible to use the TS2007FC in a single-ended input configuration. However, input coupling capacitors are needed in this configuration. The following schematic diagram shows a typical single-ended input application.

Figure 45. Typical application for single-ended input configuration



#### 4.10 Output filter considerations


The TS2007FC is designed to operate without an output filter. However, due to very sharp transients on the TS2007FC output, EMI radiated emissions may cause some standard compliance issues.

These EMI standard compliance issues can appear if the distance between the TS2007FC outputs and loudspeaker terminal are long (typically more than 50 mm, or 100 mm in both directions). As the PCB layout and internal equipment device are different for each configuration, it is difficult to provide a one-size-fits-all solution.

However, to decrease the probability of EMI issues, there are several simple rules to follow:

- Reduce, as much as possible, the distance between the TS2007FC output pins and the speaker terminals
- Use a ground plane for shielding sensitive wires
- Place, as close as possible to the TS2007FC and in series with each output, a ferrite bead with a rated current of minimum 2.5 A and impedance greater than 50  $\Omega$  at frequencies above 30 MHz
- Allow an extra footprint to place, if necessary, a capacitor to short perturbations to ground ([Figure 46](#))

Figure 46. Ferrite chip bead placement




In the case where the distance between the TS2007FC output and the speaker terminals is too long, it is possible to have low frequency EMI issues due to the fact that the typical operating PWM frequency is 280 kHz and the fall and rise time of the output signal is less than or equal to 5 ns. In this configuration, it is necessary to use the output filter shown in [Figure 47](#), that consists of L1, C1, L2, and C2 as close as possible to the TS2007FC outputs.

When an output filter is used and there exists a possibility to disconnect a load, it is recommended to use an RC network that consists of C3 and R as shown in [Figure 47](#). In this case, when the output filter is connected without any load, the filter acts like a short-circuit for input frequencies above 10 kHz. The RC network corrects the frequency response of the output filter and compensates this limitation.

Table 12. Example of component choice

Component	$R_L = 4 \Omega$	$R_L = 8 \Omega$
L1	15 $\mu$ H/1.4 A	30 $\mu$ H/0.7 A
L2		
C1	2 $\mu$ F/10 V	1 $\mu$ F/10 V
C2		
C3	1 $\mu$ F/10 V	
R	22 $\Omega$ /0.25 W	47 $\Omega$ /0.25 W

Figure 47. LC output filter with RC network



## 4.11 Short-circuit protection

The TS2007FC includes an output short-circuit protection. This protection prevents the device from being damaged if there are fault conditions on the amplifier outputs.

When a channel is in operating mode and a short-circuit occurs directly between two outputs (Out+ and Out-) or between an output and ground (Out+ and GND or Out- and GND), the short-circuit protection detects this situation and puts the amplifier into standby. To put the amplifier back into operating mode, put the standby pin to logical LO and then to logical HI.

## 4.12 Thermal shutdown


The TS2007FC device has an internal thermal shutdown protection in the event of extreme temperatures to protect the device from overheating. Thermal shutdown is active when the device reaches 150 °C. When the temperature decreases to a safe level, the circuit switches back to normal operation.

## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.


## 5.1 9-bump Flip-chip package information

Figure 48. 9-bump Flip-chip package outline



- Die size: 1.57 mm x 1.57 mm  $\pm 30 \mu\text{m}$   
 Die height (including bumps): 600  $\mu\text{m}$   
 Bump diameter: 315  $\mu\text{m} \pm 50 \mu\text{m}$   
 Bump diameter before reflow: 300  $\mu\text{m} \pm 10 \mu\text{m}$   
 Bump height: 250  $\mu\text{m} \pm 40 \mu\text{m}$   
 Die height: 350  $\mu\text{m} \pm 20 \mu\text{m}$   
 Pitch: 500  $\mu\text{m} \pm 50 \mu\text{m}$   
 Back coating layer height (optional): 40  $\mu\text{m} \pm 10 \mu\text{m}$   
 Coplanarity: 50  $\mu\text{m}$  max.

Figure 49. 9-bump Flip-chip marking (top view)



- Logo: ST
- First two digits for part number: 07
- Third digit for assembly plant: X
- Three digit date code: YWW
- Dot indicates pin A1
- "E" symbol for lead free

## 6 Ordering information

Table 13. Order codes

Order code	Temperature range	Package	Marking
TS2007EIJT	-40° C to +85° C	Flip-chip	07

## 7 Revision history

Table 14. Document revision history

Date	Revision	Changes
19-Aug-2008	1	Initial release.
17-May-2011	2	Added minimum $R_L$ to <i>Table 1: Absolute maximum ratings (AMR)</i> Updated ECOPACK® paragraph in <i>Section 5: Package information</i> Minor textual updates
28-Feb-2014	3	Removed pinout from cover page and added it to <i>Section 2: Application information</i> . <i>Table 1: Absolute maximum ratings (AMR)</i> : updated Updated following figure titles: <i>Figure 8</i> through to <i>Figure 29</i> ; <i>Figure 31</i> and <i>Figure 32</i> ; <i>Figure 34</i> through to <i>Figure 40</i> . <i>Section 5.1: 9-bump Flip-chip package information</i> : updated section layout. <i>Figure 49: 9-bump Flip-chip marking (top view)</i> : changed marking from "K7" to "07". <i>Table 13: Order codes</i> : updated order code markings
15-Apr-2019	4	Removed the part number TS2007EKIJT.



**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved