



201208883 Si5341/40 Rev D Datasheet Update

Bulletin Issue Date: 12/8/2020

Effective Date: 12/8/2020

Description of Change

Silicon Labs is announcing the Si5341/40 Rev D Datasheet is updated from Rev 1.0 to Rev 1.1.

Reason for Change

The datasheet is updated with additional diagrams and explanation of features.

- Updated Figure 3.2 XAXB External Crystal and Clock Connections
- Updated Figure 3.4 Supported Differential Output Terminations
- Removed "Output Delay Control (t₀-t₄)" section.
- Added Zero Delay Mode.
- Removed section on Sync Pin (Synchronizing R Dividers).
- Updated 4. Register Map.
- Removed Addressing Scheme section.
- Removed High-Level Register Map section.
- Updated Table 5.3 Input Clock Specifications.
- Updated Input Capacitance specification typical value.
- Updated the Notes section.
- Min input frequency updated to 10 MHz.
- Updated Table 5.5 Differential Clock Output Specifications.
- Updated Output-Output Skew Using Same Multisynth specification typical and max values.
- Updated Table 5.6 LVCMOS Clock Output Specifications.
- Removed Output-to-Output Skew specification.
- Updated Table 5.8 Performance Characteristics.
- Removed Output Delay Adjustment specification.
- Min VCO Frequency Range (FVCO) updated to 13.2 GHz.
- Updated Table 5.10 SPI Timing Specifications (4-Wire).
- Updated TH1 description for Hold Time to SCLK Fall to CSb.
- Added Note for Delay Time Between Chip Selects (CSb).
- Updated Figure 5.2 4-Wire SPI Serial Interface Timing.
- Updated Table 5.11 SPI Timing Specifications (3-Wire).
- Updated TH1 description for Hold Time to SCLK Fall to CSb.
- Added Note for Delay Time Between Chip Selects (CSb).
- Updated Figure 5.3 3-Wire SPI Serial Interface Timing.
- Updated Table 5.13 Thermal Characteristics.
- Updated PCB size from mm to inches.
- Updated Figure 6.1 Using the Si5341 to Replace a Traditional Clock Tree.
- Removed output delay adjustment features.
- Updated 7. Detailed Block Diagrams.
- Removed Δt blocks from block diagrams.
- Updated Table 10.1 Package Dimensions for 64-Pin QFN.
- Max dimension "aaa" updated to 0.10 mm.
- Updated Table 10.2 Package Dimensions on page 43 for 44-Pin QFN.
- Max dimension "aaa" updated to 0.10 mm.

Product Identification

Existing Part #
Si5341A-D-GM
Si5341B-D-GM
Si5341C-D-GM
Si5341D-D-GM
Si5340A-D-GM
Si5340B-D-GM

Si5340C-D-GM
Si5340D-D-GM
Si5341A-Dxxxxx-GM
Si5341B-Dxxxxx-GM
Si5341C-Dxxxxx-GM
Si5341D-Dxxxxx-GM
Si5340A-Dxxxxx-GM
Si5340B-Dxxxxx-GM
Si5340C-Dxxxxx-GM
Si5340D-Dxxxxx-GM

This change is considered a minor change which does not affect form, fit, function, quality, or reliability. The information is being provided as a customer courtesy.

Please contact your local Silicon Labs sales representative with any questions about this notification. A list of Silicon Labs sales representatives may be found at <http://www.silabs.com>.

Customer Actions Needed:

None.

User Registration

Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, "how-to" and design documents, product change notices (PCN) and other valuable content available only to registered users. <http://www.silabs.com/profile>



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701

<http://www.silabs.com>