

6

5

4

3

2

1

D

D

C


C

B

B

A

A



NOTES:

- 1) All resistors are 1%, 1/10W, 0603 unless otherwise specified.
- 2) All ceramic capacitors are 0.1uF, 10%, 50V, X7R, 0603 unless otherwise specified.
- 3) Index:
 - Sheet 1: Interface Connector J1; this sheet.
 - Sheet 2: U1 - 2x2 LGA 12-Pin.
 - Sheet 3: U2 - 2x2 LGA 12-pin (2) (*Alternative Pinout)
 - Sheet 4: U3 - 3x3 LGA 10-Pin.
 - Sheet 5: U4 - 3x3 LGA 16-Pin.
 - Sheet 6: U5 - 5x5 DFN 14-Pin.
 - Sheet 7: U6 - 3x2.5 LGA 14-Pin.
 - Sheet 8: Revision History.

COMPANY: 

TITLE: **RoKiX Digital Evaluation Board Interface Connector**

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

CODE:	SIZE:	DRAWING NO:	REV:
DWG1029	B	KMAEDA006R00	D
SCALE: NONE			SHEET: 1 of 8

6

5

4

3

2

1

D

D

C


C

B

B

A

A




2x2 LGA 12-Pin

PIN	Pinout Type-1	Pinout Type-2	Pinout Type-3
1	SDO/ADDR	ADDR	ADDR
2	SDI/SDA	SDA	SDA
3	IO_VDD	IO_VDD	IO_VDD
4	TRIG	RES****	RES****
5	INT1	INT1	INT1
6	INT2	GND*	GND*
7	VDD	VDD	VDD
8	GND	GND	GND
9	GND	GND	GND
10	nCS	VDD**	VDD**
11	NC	IO_VDD	IO_VDD***
12	SCLK/SCL	SCL	SCL

* GND pins 6, 8, and 9 are internally tied together. Thus, pin 6 may be left floating.
 ** VDD pins 7, and 10 are internally tied together. Thus, pin 10 may be left floating.
 *** IO_VDD pins 3, and 11 are internally tied together. Thus, pin 11 may be left floating. (Does not apply to KXTJ2)
 **** RES pin 4 connect to GND. Do not leave floating.

- 1) Population-
- a) Pinout Type 1: KX021, KX022, KX112, KX122, KX116, KX126, KX222, KX132
 - i. Populate: R10, R12, R13 (optional)
 - ii. Remove:
 - b) Pinout Type 2: KXTJ2:
 - i. Populate: R6, R11, R13
 - ii. Remove: R10, R12
 - c) Pinout Type 3: KXTJ3:
 - i. Populate: R6, R11, R13 (optional)
 - ii. Remove: R10, R12

COMPANY: 

TITLE: **RoKiX Digital Evaluation Board**
2x2 LGA12-Pin

CODE:	SIZE:	DRAWING NO:	REV:
DWG1029	B	KMAEDA006R00	D

SCALE: NONE SHEET: 2 of 8

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

6

5

4

3

2

1

D

C

B


A

D

C

B

A



2x2 LGA 12-Pin (2)


*Alternative Pinout

PIN	Pinout Type-1	Pinout Type-2
1	SCLK/SCL	SCL
2	nCS	NC
3	SDO/ADDR	ADDR
4	SDI/SDA	SDA
5	NC	NC
6	GND	GND*
7	TRIG	RES**
8	GND	GND*
9	VDD	VDD
10	IO_VDD	IO_VDD
11	INT2	NC
12	INT1	INT

* GND pins 6, 8 are internally tied together
 ** Reserved. Connect to GND. Do not leave floating.

- 1) Population-
- a) Pinout Type 1: KX127
 - i. Populate:
 - ii. Remove:
 - b) Pinout Type 2: KX003
 - i. Populate:
 - ii. Remove:

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: 			
TITLE: RoKiX Digital Evaluation Board 2x2 LGA 12-Pin (2)			
CODE: DWG1029	SIZE: B	DRAWING NO: KMAEDA006R00	REV: D
SCALE: NONE		SHEET: 3 of 8	

6

5

4

3

2

1

D

D

C


C

B

B

A

A



3x3 LGA 10-Pin

PIN	Pinout Type-1
1	IO_VDD
2	Reserved*
3	Reserved*
4	GND
5	VDD
6	Reserved**
7	INT1
8	ADDR
9	SCL
10	SDA

* Reserved pins 2 and 3 should be left floating

** Reserved pint 6 should be connected to GND, VDD, or IO_VDD

- 1) Population-
 a) Pinout Type 1: KXCJB, KXCJC
 i. Populate:
 ii. Remove:

COMPANY: **Kionix Inc.**

TITLE: **RoKiX Digital Evaluation Board
3x3 LGA 10-Pin**

CODE:	SIZE:	DRAWING NO:	REV:
DWG1029	B	KMAEDA006R00	D

SCALE: NONE SHEET: 4 of 8

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

6

5

4

3

2



1

D

C

B

A



3x3 LGA 16-Pin

PIN	Pinout Type-1	Pinout Type-2	Pinout Type-3	Pinout Type-4
1	IO_VDD	IO_VDD	IO_VDD	IO_VDD
2	NC	CAP	NC	AUX_CL
3	NC	GND**	NC	AUX_DA
4	SCLK/SCL	SCL	SCLK/SCL	SCLK/SCL
5	GND	GND**	GND^	NC
6	SDI/SDA	SDA	SDI/SDA	MOSI/SDA
7	SDO/ADDR	ADDR	SDO/ADDR	MISO/ADDR
8	nCS	NC	nCS	nCS
9	INT2	GPIO2*	GPIO2*	INT2
10	NC	NC	NC	NC
11	INT1	GPIO1*	GPIO1*	INT1
12	GND	GND**	GND^	GND
13	TRIG	NC	NC	SYNC_TRIG
14	VDD	VDD	VDD	VDD
15	NC	NC	NC	NC
16	NC	NC	NC	NC

NC: Not Connected internally. Can be connected to IO_VDD, GND, or left floating.

*GPIO1, GPIO2 (pins 11, 9) cannot float when configured as an input

**GND pins 3, 5, 12 are internally tied together to GND

^GND pins 5 and 12 are internally tied together to GND

1) Population (pinout type specific):

a) Pinout Type 1: KX023, KX123, KX124, KX224, KX134

i. Populate:

ii. Remove:

b) Pinout Type 2: KMX62, KMX63

i. Populate:

ii. Remove:

c) Pinout Type 3: KMX64, KMX65

i. Populate:

ii. Remove:

c) Pinout Type 3: KX007

i. Populate:

ii. Remove:

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: 			
TITLE: RoKiX Digital Evaluation Board 3x3 LGA 16-Pin			
CODE: DWG1029	SIZE: B	DRAWING NO: KMAEDA006R00	REV: D
SCALE: NONE		SHEET: 5 of 8	

6

5

4

3

2

1

D

D

C


C

B

B

A

A



5x5 DFN 14-Pin

PIN	Pinout Type-1
1	GND
2	NC
3	GND
4	CS
5	SCLK/SCL
6	SDI/SDA
7	SDO/ADDR
8	IO_VDD
9	VDD
10	RES
11	DRDY
12	INT
13	NC
14	GND

- 1) Population-
 a) Pinout Type 1: KX03A, KX03B, KX03C, KX03D
 X i. Populate: R19
 X ii. Remove:

DRAWN: J Zappala	DATED: 05/02/2019
CHECKED: A Chernyakov	DATED: 02/08/2019
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: 			
TITLE: RoKiX Digital Evaluation Board 5x5 DFN 14-Pin			
CODE: DWG1029	SIZE: B	DRAWING NO: KMAEDA006R00	REV: D
SCALE: NONE			SHEET: 6 of 8

6

5

4

3

2

1

D

D

C


C

B

B

A

A



3x2.5 LGA 14-Pin

PIN	Pinout Type-1
1	MISO/ADDR
2	AUX_DA
3	AUX_CLK
4	INT1
5	IO_VDD
6	GND
7	GND
8	VDD
9	INT2/SYNC
10	SYNC/TRIG
11	DNC*
12	CS
13	SCLK/SCL
14	MOSI/SDA

*DNC Pin 11: Connect to GND or leave floating.

- 1) Population-
 - a) Pinout Type 1: KXG08
 - i. Populate:
 - ii. Remove:

COMPANY: Kionix Inc.			
TITLE: RoKiX Digital Evaluation Board 3x2.5 LGA 14-Pin			
DRAWN: J Zappala	DATED: 05/02/2019	CODE: DWG1029	REV: D
CHECKED: A Chernyakov	DATED: 02/08/2019	SIZE: B	DRAWING NO: KMAEDA006R00
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: NONE	
RELEASED: <Released By>	DATED: <Release Date>	SHEET: 7 of 8	

