



REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL
		Assy 20361640 - Revision 3 See Page 16 VSUB and Electronic Shutter		April 2016





20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy



UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE 0S .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor
DIM. ARE IN			DR	Top Level Drawing	NAME
2 PL DEC TOL	+		QA CHK		Gen2 Evaluation System
3 PL DEC TOL	+		ENGR	Jim DiBella	72 pin PGA Imager Board
ANGULAR TOL	+		ENGR		
SURF ROUGHNESS			ECN NO.		SIZE D DWG NO. 20361636 / 20361640
EDGES	✓		REL DATE	4/8/2016	SCALE
INSIDE RADII			PROGRAM CADSTAR		SHEET 1 of 17
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY		
APPLICATION		QUANTITY REQD			



REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE OS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN		FINISH		DR Power page 2 LT3471		NAME	
2 PL DEC TOL ±				QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±				ENGR Jim DiBella		72 pin PGA Imager Board	
ANGULAR TOL ±				ENGR		SIZE D DWG NO. 20361636 / 20361640	
SURF ROUGHNESS				ECN NO.		SCALE	
EDGES				REL DATE 4/8/2016		PROGRAM CADSTAR SHEET 3 of 17	
INSIDE RADII							
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY				
APPLICATION	QUANTITY REQD						

8 7 6 5 4 3 2 1

D

D

C

C

B


B

A

A

8 7 6 5 4 3 2 1

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN				FINISH		DR Power page 3 LT3479		NAME	
2 PL DEC TOL ±						QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±						ENGR		72 pin PGA Imager Board	
ANGULAR TOL ±						ENGR			
SURF ROUGHNESS						ECN NO.			
EDGES						REL DATE		SIZE D DWG NO. 20361636 / 20361640	
INSIDE RADII						4/8/2016		SCALE	
NEXT ASSY		USED ON		NEXT ASSY		PROGRAM CADSTAR		SHEET 4 of 17	
APPLICATION		QUANTITY REQD							

8 7 6 5 4 3 2 1









D  
C  
B  
A

D  
C  
B  
A

8 7 6 5 4 3 2 1

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL








B-B Connector Spacing 4"  
B-B Mounting posts per Altera HSMC Spec



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE OS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN				FINISH		DR Board to Board Interconnect		NAME	
2 PL DEC TOL ±				✓		QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±				✓		ENGR Jim DiBella		72 pin PGA Imager Board	
ANGULAR TOL ±				✓		ENGR		SIZE D	
SURF ROUGHNESS				✓		ECN NO.		DWG NO. 20361636 / 20361640	
EDGES				✓		REL DATE 4/8/2016		SCALE	
INSIDE RADII				✓		PROGRAM CADSTAR		SHEET 5 of 17	
NEXT ASSY	USED ON	NEXT ASSY	FNAL ASSY	APPLICATION	QUANTITY REQD	REL DATE 4/8/2016		PROGRAM CADSTAR SHEET 5 of 17	

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN						DR	Analog Front End page 1	NAME	Gen2 Evaluation System
2 PL DEC TOL	+					QA CHK			72 pin PGA Imager Board
3 PL DEC TOL	+					ENGR	Jim DiBella	SIZE	D
ANGULAR TOL	+					ENGR		DWG NO.	20361636 / 20361640
SURF ROUGHNESS						ECN NO.		SCALE	PROGRAM CADSTAR SHEET 6 of 17
EDGES						REL DATE	4/8/2016		
INSIDE RADII									
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY						
APPLICATION		QUANTITY REQD							

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

D

D

C



C

B

B



A

A



20361636-Revision 2 Bare Board  
 20361640-Revision 3 Completed Assy

				UNLESS OTHERWISE SPECIFIED		MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE 0S .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
				DIM. ARE IN		FINISH		DR Analog Front End page 2		NAME	
				2 PL DEC TOL ±				QA CHK		Gen2 Evaluation System	
				3 PL DEC TOL ±				ENGR Jim DiBella		72 pin PGA Imager Board	
				ANGULAR TOL ±				ENGR		SIZE C DWG NO.	
				SURF ROUGHNESS				ECO NO.		20361636 / 20361640	
				EDGES				REL DATE 4/8/2016		SCALE	
				INSIDE RADII						PROGRAM CADSTAR SHEET 7 of 17	
NEXT ASSY		USED ON		NEXT ASSY		FINAL ASSY					
APPLICATION				QUANTITY REQD							




20361636-Revision 2 Bare Board  
 20361640-Revision 3 Completed Assy

				UNLESS OTHERWISE SPECIFIED		MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
				DIM. ARE IN		FINISH		DR Analog Front End page 3		NAME	
				2 PL DEC TOL ±		✓		QA CHK		Gen2 Evaluation System	
				3 PL DEC TOL ±				ENGR Jim DiBella		72 pin PGA Imager Board	
				ANGULAR TOL ±				ENGR		SIZE C	
				SURF ROUGHNESS				ECO NO.		DWG NO.	
				EDGES				REL DATE 4/8/2016		20361636 / 20361640	
				INSIDE RADII				SCALE		PROGRAM CADSTAR	
NEXT ASSY		USED ON		NEXT ASSY		FINAL ASSY		SHEET 8 of 17			
APPLICATION				QUANTITY REQD							



REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL





20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.	ON Semiconductor
DIM. ARE IN			DR Analog Front End page 4	NAME
2 PL DEC TOL	±		QA CHK	Gen2 Evaluation System 72 pin PGA Imager Board
3 PL DEC TOL	±		ENGR	
ANGULAR TOL	±		ENGR	
SURF ROUGHNESS			ECN NO.	SIZE
EDGES			REL DATE	D
INSIDE RADII			4/8/2016	DWG NO.
				20361636 / 20361640
NEXT ASSY	USED ON	NEXT ASSY	FNAL ASSY	SCALE
APPLICATION		QUANTITY REQD		PROGRAM CADSTAR
				SHEET 9 of 17


REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL

For 3V logic levels of V clock outputs  
Set:  
Vh to > 8VDC  
Vm to +3.3  
Vl to 0VDC  
Use GIO for Sub Clock



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy


UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.	ON Semiconductor
DIM. ARE IN			DR Analog Front End page 5	NAME
2 PL DEC TOL	+		QA CHK	Gen2 Evaluation System 72 pin PGA Imager Board
3 PL DEC TOL	+		ENGR Jim DiBella	
ANGULAR TOL	+		ENGR	
SURF ROUGHNESS			ECN NO.	SIZE D DWG NO. 20361636 / 20361640
EDGES			REL DATE 4/8/2016	SCALE
INSIDE RADII				PROGRAM CADSTAR SHEET 10 of 17
NEXT ASSY	USED ON	NEXT ASSY		
APPLICATION		QUANTITY REQD		



REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL

20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN				FINISH		DR AB Hclock drivers		NAME	
2 PL DEC TOL ±						QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±						ENGR		72 pin PGA Imager Board	
ANGULAR TOL ±						ENGR			
SURF ROUGHNESS						ECN NO.		SIZE D DWG NO. 20361636 / 20361640	
EDGES						REL DATE		SCALE	
INSIDE RADII						4/8/2016		PROGRAM CADSTAR SHEET 11 of 17	
NEXT ASSY		USED ON		NEXT ASSY		FINAL ASSY			
APPLICATION		QUANTITY REQD							





REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL

20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE OS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN				FINISH		DR CD H Clock Drivers		NAME	
2 PL DEC TOL ±						QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±						ENGR		72 pin PGA Imager Board	
ANGULAR TOL ±						ENGR			
SURF ROUGHNESS						ECN NO.		SIZE D DWG NO. 20361636 / 20361640	
EDGES						REL DATE		SCALE	
INSIDE RADII						4/8/2016		PROGRAM CADSTAR SHEET 12 of 17	
NEXT ASSY		USED ON		NEXT ASSY		FNAL ASSY			
APPLICATION		QUANTITY REQD							

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL





20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE 0S .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor
DIM. ARE IN		FINISH	DR Top V Clock Drivers		NAME
2 PL DEC TOL ±			QA CHK		Gen2 Evaluation System 72 pin PGA Imager Board
3 PL DEC TOL ±		ENGR Jim DiBella		SIZE	
ANGULAR TOL ±		ENGR		DWG NO.	
SURF ROUGHNESS		ECN NO.		20361636 / 20361640	
EDGES		REL DATE		SCALE	
INSIDE RADII		4/8/2016		PROGRAM CADSTAR	
NEXT ASSY	USED ON	NEXT ASSY	FNAL ASSY	SHEET	13 of 17
APPLICATION	QUANTITY REQD	DEVIATIONS FROM INTENDED SHAPE (FLATNESS, ROUNDNESS, SQUARENESS, ETC.) MUST BE WITHIN STATED DIMENSIONAL TOLERANCES.			

8 7 6 5 4 3 2 1

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL




20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.	ON Semiconductor
DIM. ARE IN		FINISH	DR Bottom V Clock Drivers	NAME
2 PL DEC TOL ±			QA CHK	Gen2 Evaluation System
3 PL DEC TOL ±		✓	ENGR Jim DiBella	72 pin PGA Imager Board
ANGULAR TOL ±			ENGR	SIZE D
SURF ROUGHNESS		ECN NO.	REL DATE 4/8/2016	SCALE
EDGES		PROGRAM CADSTAR	SHEET 14 of 17	
INSIDE RADII				
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY	
APPLICATION	QUANTITY REQD			

8 7 6 5 4 3 2 1


REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE 0S .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN		FINISH		DR Imager Interface		NAME	
2 PL DEC TOL ±		✓		QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±				ENGR Jim DiBella		72 pin PGA Imager Board	
ANGULAR TOL ±				ENGR		Imager PCB Interface	
SURF ROUGHNESS				ECN NO.		SIZE D DWG NO. 20361636 / 20361640	
EDGES				REL DATE 4/8/2016		SCALE	
INSIDE RADII				PROGRAM CADSTAR		SHEET 15 of 17	
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY				
APPLICATION	QUANTITY REQD						

REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL
C4		Assy 20361640-Revision 2 to 3 Change R75 from 200K to 196K Change R89 from 71.5K to 63.4K		April 2016





20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED		MATERIAL	DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE 0S .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.	ON Semiconductor
DIM. ARE IN			DR VSUB and Electronic Shutter	NAME
2 PL DEC TOL	+		QA CHK	Gen2 Evaluation System 72 pin PGA Imager Board
3 PL DEC TOL	+		ENGR	
ANGULAR TOL	+		ENGR Jim DiBella	
SURF ROUGHNESS			ENGR	
EDGES			ECN NO.	SIZE D DWG NO. 20361636 / 20361640
INSIDE RADII			REL DATE 4/8/2016	SCALE
NEXT ASSY	USED ON	NEXT ASSY	FINAL ASSY	PROGRAM CADSTAR
APPLICATION	QUANTITY REQD	DEVIATIONS FROM INTENDED SHAPE (FLATNESS, ROUNDNESS, SQUARENESS, ETC.) MUST BE WITHIN STATED DIMENSIONAL TOLERANCES.		SHEET 16 of 17





REVISIONS				
ZONE	SYM	DESCRIPTION	DATE	APPROVAL



20361636-Revision 2 Bare Board  
20361640-Revision 3 Completed Assy

UNLESS OTHERWISE SPECIFIED				MATERIAL		DIMENSIONS APPLY AFTER FINISH WHERE TOTAL TOLERANCE IS .001 INCHES OR LESS AND ON ALL THREADS. IN ALL OTHER PLACES DIMENSIONS APPLY BEFORE FINISH.		ON Semiconductor	
DIM. ARE IN				FINISH		DR Video Output Buffers		NAME	
2 PL DEC TOL ±						QA CHK		Gen2 Evaluation System	
3 PL DEC TOL ±						ENGR		72 pin PGA Imager Board	
ANGULAR TOL ±						ENGR			
SURF ROUGHNESS						ECN NO.			
EDGES						REL DATE		SIZE D DWG NO. 20361636 / 20361640	
INSIDE RADII						4/8/2016		SCALE	
NEXT ASSY		USED ON		NEXT ASSY		PROGRAM CADSTAR		SHEET 17 of 17	
APPLICATION		QUANTITY REQD							





Part Name	Part Number	Description	Qty	Comps
BLM18AG601SN1D	BLM18AG601SN1D	FERRITE CHIP 600 OHM 500MA 0603	1	BD1
C4.7UF_0603_6V3_10	GRM188R60J475KE19D	CERCAP 4.7UF 6.3WVDC 10%	10	C1 C6 C8 C27 C39 C157 C169 C179 C181 C185
C10UF_0805_16V_80	GRM21BF51C106ZE15L	CAP 10UF 16WVDC 80%	3	C100 C150 C171
C2200PF_0603_50V_10%	C0603C222K5RACTU	CAP 2200PF X7R 50WVDC 10%	2	C103 C134
C10UF_1210_25V_20	ECJ-4YB1E106M	CAP 10UF 25WVDC 20% X5R	3	C111 C127 C143
C4.7UF_0805_25V20	GRM21BR61E475MA12L	CERCAP 4.7UF 25WVDC 20% X5R	5	C129 C135 C153 C155 C173
C1000PF_0603	C0603C102K5RACTU	CAP 1000PF X7R 50VDC 10%	24	C13-24 C43 C48 C70-79
				C2-5 C7 C9-11 C25 C28-38 C40-42 C44-45 C47 C49 C52-55 C58-59
				C61 C64-68 C80-93 C96-97 C101-102 C104 C106 C108 C110 C113-126 C130 C133 C137-141 C146-148 C151-152 C154 C156 C158-168
				C170 C174-178 C180 C182-184
C.1UF_0603_25V	C0603C104K3RACTU	CAP .1UF 25WVDC +10%	110	C170 C174-178 C180 C182-184
C4.7UF_1210_25V20	TMK325B7475KN-T	CAP 4.7UF 25WVDC 20%	3	C26 C46 C60
C.01UF_0603	C0603C103K5RAC	CAP .01UF 50WVDC 10%	10	C50 C57 C63 C99 C107 C128 C136 C144 C149 C186
C2.2UF_0805_16V	GRM21BF51C225ZA01	CAP 2.2UF 16WVDC 20% Y5V	5	C51 C56 C62 C105 C109
C100PF_0603	C0603C101J5GAC	CAP 100PF 50WVDC 5%	1	C94
C1UF_0603_25V_10	GRM188R61E105KA12D	CAP 1UF 25V 10%	8	C95 C98 C112 C131 C142 C145 C172 C187
HSMS2805	HSMS-2805-TR1G	DIODE DUAL	11	CR2-6 CR13-18
MBRM120E	MBRM120ET3G	SCHOTTKY BARRIER RECTIFIER 1A 20V	4	CR7 CR24-26
BAT54-04	BAT54-04	SCHOTTKY DUAL SERIES	12	CR8-12 CR19-23 CR27-28
ASP-122952-01	ASP-122952-01	CONNECTOR 5mm BOARD TO BOARD Mezzanine	2	J1 J4
104363-4	5-104363-4	5 POS SHROUDED MTE HDR ASS	1	J3
JUMP_1206_SMT	NONE	1206 SMT JUMPER	1	JMP2
NRS5020T100MMGJ	NRS5020T100MMGJ	INDUCTOR 10uH 1.3A	3	L1-3
BC847BVN	BC847BVN-7	TRANSISTOR DUAL DIGITAL PNP/NPN	1	Q1
MMBT3904LT1	MMBT3904LT1G	TRANSISTOR G.P. NPN	1	Q2
R220_0603	CRCW0603220RJNEA	RESISTOR 220 1/16W 5%	8	R1 R3 R8-9 R13-14 R27 R29
R2322_0603	CRCW060323K2FKEA	RESISTOR 23.2K 1/16W 1%	1	R15
R2003_0603	CRCW0603200KFKEA	RESISTOR 200K 1/16W 1%	32	R16-17 R21 R23 R25 R42-47 R49-54 R60-69 R72 R80 R83 R85 R87
R3093_0603	CRCW0603309KFKEA	RESISTOR 309K 1/16W 1%	2	R18 R48
R1623_0603	CRCW0603162KFKEA	RESISTOR 162K 1/16W 1%	1	R19
R1000_0603	CRCW0603100RFKEA	RESISTOR 100 1/16W 1%	16	R2 R4-7 R10-12 R28 R30-36
R1103_0603	CRCW0603110KFKEA	RESISTOR 110K 1/16W 1%	1	R20
R4992_0603	CRCW060349K9FKEA	RESISTOR 49.9K 1/16W 1%	6	R22 R24 R26 R82 R84 R86
R3162_0603	CRCW060331K6FKEA	RESISTOR 31.6K ohm 1/16W 1%	1	R37
R3922_0603	CRCW060339K2FKEA	RESISTOR 39.2K 1/10W 1%	2	R38 R70
R2702_0603	ERJ-3GEYJ273V	RESISTOR 27K ohm 1/16W 1%	3	R39-40 R71
R9312_0603	CRCW060393K1FKEA	RESISTOR 93.1K 1/16W 1%	1	R41
R1502_0603	ERJ-3EKF1502V	RESISTOR 15.0K 1/16W 1%	7	R55 R59 R74 R93 R98 R100-101
R9532_0603	CRCW060395K3FKEA	RESISTOR 95.3K 1/16W 1%	1	R56
R1002_0603	CRCW060310K0FKEA	RESISTOR 10K 1/16W 1%	7	R57-58 R76 R78-79 R91 R94
R1742_0603	CRCW060317K4FKEA	RESISTOR 17.4K 1/16W 1%	1	R73
R1963_0603	CRCW0603196KFKEA	RESISTOR 196K 1/10W 1%	1	R75
RO_0603	CRCW06030000Z0EA	RESISTOR 0	3	R77 R97 R99
R1652_0603	CRCW060316K5FKEA	RESISTOR 16.5K 1/16W 1%	1	R81
R9091_0603	CRCW06039K09FKEA	RESISTOR 9.09K 1/16W 1%	1	R88
R6342_0603	CRCW06036342FT	RESISTOR 63.4 K 1/16W 1%	1	R89
R1003_0603	CRCW0603100KFKEA	RESISTOR 100K 1/16W 1%	2	R90 R92
R2492_0603	CRCW060324K9FKEA	RESISTOR 24.9K 1/16W 1%	1	R95

R7502_0603	CRCW060375K0FKEA	RESISTOR 75.0K 1/16W 1%	1	R96
AD9928	AD9928	CCD DUAL Signal Processor with HV Timing Generator	2	U1 U41
LT1175CS8	LT1175CS8#PBF	ADJ REGULATOR LOW DROPOUT NEG	1	U11
ADA4800	ADA4800ACPZ-R7	CCD BUFFER AMPLIFIER	4	U12-13 U35-36
74LCX541BQX	74LCX541BQX	OCTAL BUFFER DQFN package	6	U19-20 U22 U29-31
Socket KAI-29050	IS230-1371D-75M-R29-L14-A	Socket for KAI-29050	1	U21
LT1964ES5-SD	LT1964ES5-SD#TRMPBF	REGULATOR LOW DROPOUT NEG with SHUTDOWN	2	U23 U26
SN74LVC2G04	SN74LVC2G04DBVR	IC DUAL INVERTER GATE SOT-23-6	2	U24 U42
LTM8022	LTM8022EV#PBF	Step Down uModule Regulator	2	U27 U40
ZXMD63C03X	ZXMD63C03XTA	IC N/P-CHANNEL FAST SWITCH FET	13	U2-8 U14-18 U44
LT3479EDE	LT3479EDE#PBF	3A DC/DC Converter	2	U28 U34
LT1761ES5-SD	LT1761ES5-SD#TRMPBF	ADJ REGULATOR LOW DROPOUT STDBY	1	U32
LT3050	LT3050EDDB#TRMPBF	100mA LDO with current limit and fault detect	1	U33
NC7S208	NC7S208M5X	TINY AND GATE	1	U37
LTC1665C	LTC1665CGN#PBF	IC 8 BIT DAC 8CH	1	U38
ADC081	ADC081S021	IC 8 BIT ADC	1	U39
LT1521-3.3	LT1521CMS8-3.3#PBF	REG LDO 3.3V 300mA	1	U43
LT1965EMS8E	LT1965EMS8E#PBF	REGULATOR LOW DROPOUT NEG	2	U9-10

NO LOADS

xxx	CAP 1UF 25V 10% DO NOT POPULATE	1	C132
xxx	1206 SMT JUMPER DO NOT POPULATE	1	JMP1
xxx	CAP NOLOAD	1	C12
xxx	CAP NOLOAD	1	C69
xxx	JACK POWER 2.1mm DO NOT POPULATE	1	J2
xxx	FIDUCIAL BOARD LOCAL 40 DO NOT POPULATE	6	FM1-6
xxx	Mounting Hole 150/95 DO NOT POPULATE	8	N1-8