



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

MB91460M series is a line of general-purpose 32-bit RISC microcontrollers designed for embedded control applications which require high-speed real-time processing, such as consumer devices and on-board vehicle systems. This series uses the FR60 CPU, which is compatible with the FR family of CPUs.

This series contains the LIN-USART, CAN controllers, MediaLB(512Fs)\*, and I<sup>2</sup>S.

\*: This product is licensed by SMSC Europe in conditions where it is used in the MediaLB system compliant with the MediaLB specification of the SMSC Europe.

## Features

### FR60 CPU core

- 32-bit RISC, load/store architecture, five-stage pipeline
- 16-bit fixed-length instructions (basic instructions)
- Instruction execution speed: 1 instruction per cycle
- Instructions including memory-to-memory transfer, bit manipulation, and barrel shift instructions: Instructions suitable for embedded applications
- Function entry/exit instructions and register data multi-load store instructions : Instructions supporting C language
- Register interlock function: Facilitating assembly-language coding
- Built-in multiplier with instruction-level support
  - Signed 32-bit multiplication: 5 cycles
  - Signed 16-bit multiplication: 3 cycles
- Interrupts (save PC/PS) : 6 cycles (16 priority levels)
- Harvard architecture enabling program access and data access to be performed simultaneously
- Instructions compatible with the FR family

### Internal peripheral resources

- General-purpose ports : Maximum 175 ports
- DMAC (DMA Controller)
  - Maximum of 5 channels able to operate simultaneously. (External to external : 1 channel)
  - 3 transfer sources (external pin/internal peripheral/software)
  - Activation source can be selected using software.
  - Addressing mode specifies full 32-bit addresses (increment/decrement/fix)
  - Transfer mode (demand transfer/burst transfer/step transfer/block transfer)
  - Fly-by transfer support (between external I/O and memory)
  - Transfer data size selectable from 8/16/32-bit
  - Multi-byte transfer enabled (by software)
  - DMAC descriptor in I/O areas (200<sub>H</sub> to 240<sub>H</sub>, 1000<sub>H</sub> to 1024<sub>H</sub>)
- A/D converter (successive approximation type)
  - 10-bit resolution: 12 channels
  - Conversion time: minimum 3 μs
- External interrupt inputs : 16 channels
  - 4 channels shared with CAN RX or I<sup>2</sup>C pins

- Bit search module (for REALOS)
  - Function to search from the MSB (most significant bit) for the position of the first "0", "1", or changed bit in a word
- LIN-USART (full duplex double buffer): 9 channels
  - Clock synchronous/asynchronous selectable
  - Sync-break detection
  - Internal dedicated baud rate generator
  - 4 channel is equipped with 16 stages of transmission and reception FIFO buffers.
- I<sup>2</sup>C bus interface (supports 400 kbps): 8 channels
  - Master/slave transmission and reception
  - Arbitration function, clock synchronization function
- CAN controller (C-CAN): 2 channels
  - Maximum transfer speed: 1 Mbps
  - 32 transmission/reception message buffers
- MediaLB
  - Supports 512Fs
  - 15 channels
  - Contains local channel buffers: 32 bit × 2 k.
  - Contains a 32 bit × 2 k FIFO buffer for between MediaLB and I<sup>2</sup>S.
- I<sup>2</sup>S : 10 channels
- 16-bit PPG timer : 8 channels
- 16-bit reload timer: 5 channels
- 16-bit free-run timer: 4 channels (1 channel each for ICU and OCU)
- Input capture: 4 channels (operates in conjunction with the free-run timer)
- Output compare: 4 channels (operates in conjunction with the free-run timer)
- Watchdog timer
- Real-time clock
- Low-power consumption modes : Sleep/stop mode function
- Low voltage detection circuit
- Clock modulator
- Sub-clock calibration
  - Corrects the real-time clock timer when operating with the 32 kHz or CR oscillator

- Main oscillator stabilization timer
  - Generates an interrupt in sub-clock mode after the stabilization wait time has elapsed on the 23-bit stabilization wait time counter
- Sub-oscillator stabilization timer
  - Generates an interrupt in main clock mode after the stabilization wait time has elapsed on the 15-bit stabilization wait time counter

### Package and technology

- Package : QFP-216
- CMOS 0.18  $\mu\text{m}$  technology
- Power supply range 3 V to 5 V (1.8 V internal logic provided by a step-down voltage converter)
- Operating temperature range: between  $-40^{\circ}\text{C}$  and  $+105^{\circ}\text{C}$

**Contents**


<b>Product Lineup</b> .....	<b>4</b>	<b>I/O Map</b> .....	<b>43</b>
<b>Pin Assignment</b> .....	<b>5</b>	<b>Interrupt Vector Table</b> .....	<b>80</b>
<b>Pin Description</b> .....	<b>6</b>	<b>Recommended Settings</b> .....	<b>85</b>
<b>I/O Circuit Types</b> .....	<b>19</b>	PLL and Clockgear settings .....	85
<b>Handling Devices</b> .....	<b>24</b>	Clock Modulator settings .....	86
<b>Notes On Debugger</b> .....	<b>28</b>	<b>Electrical Characteristics</b> .....	<b>90</b>
<b>Block Diagram</b> .....	<b>29</b>	Absolute maximum ratings .....	90
Features .....	30	Recommended operating conditions .....	92
Internal architecture .....	30	DC characteristics .....	93
Programming model .....	31	A/D converter characteristics .....	96
Registers .....	32	FLASH memory program/erase characteristics .....	100
<b>Embedded Program/Data Memory (Flash)</b> .....	<b>35</b>	AC characteristics .....	101
Flash features .....	35	<b>Ordering Information</b> .....	<b>124</b>
Operation modes .....	35	<b>Package Dimension</b> .....	<b>125</b>
Flash access in CPU mode .....	36	<b>Main Changes</b> .....	<b>126</b>
Parallel Flash programming mode .....	39	<b>Document History</b> .....	<b>127</b>
<b>Memory Space</b> .....	<b>41</b>		
<b>Memory Map</b> .....	<b>42</b>		



**1. Product Lineup**

Feature	MB91F467MA	MB91V460 (Reference)
Core frequency	80 MHz	80 MHz
Resource frequency	20 MHz	40 MHz
External bus frequency	40 MHz	40 MHz
Watchdog timer	Yes	Yes
Bit Search	Yes	Yes
Reset input pin	Yes	Yes
Low power consumption mode	Yes	Yes
DMA	5 channels	5 channels
Flash	1 Mbyte	SRAM
Flash security	Yes	No
D-RAM	48 Kbytes	64 Kbytes
I/D-RAM	16 Kbytes	64 Kbytes
Direct map cache	8 Kbytes	16 Kbytes
I-Cache	4 Kbytes	4 Kbytes
Boot-ROM	4 Kbytes	4 Kbytes
RTC	1 channel	1 channel
Free-run timer	4 channels	8 channels
ICU	4 channels	8 channels
OCU	4 channels	8 channels
Reload timer	5 channels	8 channels
PPG	8 channels	16 channels
C_CAN	2 channels (32 msg + 64 msg)	6 channels (128 msg)
LIN-USART	5 channels + 4 channels FIFO	4 channels + 4 channels FIFO + 8 channels
I <sup>2</sup> C	8 channels	4 channels
MediaLB	512Fs	No
I <sup>2</sup> S	10 channels	No
External bus	24 bit address / 16 bit data	32 bit address / 32 bit data
External Interrupts	16 channels	16 channels
A/D converter	12 channels	32 channels
DSU4	Yes	Yes
EDSU	Yes	Yes

## 2. Pin Assignment



### 3. Pin Description

Pin no.	Pin name	I/O	I/O circuit type*	Function
2	P24_3	I/O	D	General-purpose input/output ports
	INT3			Request input pin of external interrupt ch.3.
3	P22_6	I/O	C	General-purpose input/output ports
	SDA1			Serial data input/output pin of I <sup>2</sup> C 1.
	INT15			Request input pin of external interrupt ch.15. Exclusive from P22_3.
4	P22_7	I/O	C	General-purpose input/output ports
	SCL1			Serial clock input/output pin of I <sup>2</sup> C 1.
5	P24_4	I/O	C	General-purpose input/output ports
	INT4			Request input pin of external interrupt ch.4.
	SDA2			Serial data input/output pin of I <sup>2</sup> C 2.
6	P24_5	I/O	C	General-purpose input/output ports
	INT5			Request input pin of external interrupt ch.5.
	SCL2			Serial clock input/output pin of I <sup>2</sup> C 2.
7	P16_6	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICS2			Status output pin of DSU4. Enabled when MD4 = "1".
8	P16_5	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICS1			Status output pin of DSU4. Enabled when MD4 = "1".
9	P16_4	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICS0			Status output pin of DSU4. Enabled when MD4 = "1".
10	P16_3	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICD3			Data input/output pin of DSU4. Enabled when MD4 = "1".
11	P16_2	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICD2			Data input/output pin of DSU4. Enabled when MD4 = "1".
12	P16_1	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICD1			Data input/output pin of DSU4. Enabled when MD4 = "1".
13	P16_0	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	ICD0			Data input/output pin of DSU4. Enabled when MD4 = "1".
14	P15_7	I/O	H	General-purpose input/output ports. Enabled when MD4 = "0".
	BREAK			BREAK input pin of DSU4. Enabled when MD4 = "1".
15	P15_6	I/O	I	General-purpose input/output ports. Enabled when MD4 = "0".
	ICLK			Clock output pin of DSU4. Enabled when MD4 = "1".
16	SHUTDOWN	O	J	Shutdown output, H active.

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
17	P13_0	I/O	H	General-purpose input/output ports.
	DREQ0			Input pin for DMA transfer request.
18	P13_1	I/O	H	General-purpose input/output ports.
	DACKX0			Output pin for DMA transfer request acknowledge.
19	P13_2	I/O	H	General-purpose input/output ports.
	DEOTX0			Input pin for DMA transfer stop request.
	DEOP0			Output pin for DMA transfer end.
23	P09_6	I/O	H	General-purpose input/output ports.
	CS6X			Output pin of external bus chip select area 6.
24	P09_5	I/O	H	General-purpose input/output ports.
	CS5X			Output pin of external bus chip select area 5.
25	P09_4	I/O	H	General-purpose input/output ports.
	CS4X			Output pin of external bus chip select area 4.
26	P09_3	I/O	H	General-purpose input/output ports.
	CS3X			Output pin of external bus chip select area 3.
27	P09_2	I/O	H	General-purpose input/output ports.
	CS2X			Output pin of external bus chip select area 2.
28	P09_1	I/O	H	General-purpose input/output ports.
	CS1X			Output pin of external bus chip select area 1.
29	P09_0	I/O	H	General-purpose input/output ports.
	CS0X			Output pin of external bus chip select area 0.
30	P11_0	I/O	H	General-purpose input/output ports.
	IORDX			Output pin for DMA fly-by transfer from I/O to memory.
31	P11_1	I/O	H	General-purpose input/output ports.
	IOWRX			Output pin for DMA fly-by transfer from memory to I/O.
32	P08_7	I/O	H	General-purpose input/output ports.
	RDY			External bus ready input pin (when RDY is enabled to a corresponding CS area).

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
33	P08_6	I/O	H	General-purpose input/output ports.
	BRQ			External bus open request input pin (when sharing is enabled to a corresponding CS area) .
34	P08_5	I/O	H	General-purpose input/output ports.
	BGRNTX			External bus release acceptance output pin (when sharing is enabled to a corresponding CS area)
35	P08_4	I/O	H	General-purpose input/output ports.
	RDX			Output pin for external bus read strobe.
36	P08_1	I/O	H	General-purpose input/output ports.
	WR1X			Output pin for external bus write strobe.
37	P08_0	I/O	H	General-purpose input/output ports.
	WROX			Output pin for external bus write strobe.
38	P10_6	I/O	H	General-purpose input/output ports.
	MCLKE			Output pin for external bus memory clock enabled.
39	P10_5	I/O	H	General-purpose input/output ports.
	MCLKI			Input pin for external bus memory clock.
40	P10_4	I/O	H	General-purpose input/output ports.
	MCLKO			Output pin for external bus memory clock.
41	P10_3	I/O	H	General-purpose input/output ports.
	WEX			Output pin for external bus write strobe.
42	P10_2	I/O	H	General-purpose input/output ports.
	BAAX			Output pin for external bus burst access.
43	P10_1	I/O	H	General-purpose input/output ports.
	ASX			Output pin for external bus address strobe.
44	P10_0	I/O	H	General-purpose input/output ports.
	SYSCLK			Output pin for external bus clock.
49	X0	—	G	Main oscillation pin
50	X1	—	G	Main oscillation pin
52	X0A	—	G	Sub oscillation pin
53	X1A	—	G	Sub oscillation pin
56	P01_0	I/O	H	General-purpose input/output ports.
	D16			I/O pin for 16-bit external data bus.

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
57	P01_1	I/O	H	General-purpose input/output ports.
	D17			I/O pin for 17-bit external data bus.
58	P01_2	I/O	H	General-purpose input/output ports.
	D18			I/O pin for 18-bit external data bus.
59	P01_3	I/O	H	General-purpose input/output ports.
	D19			I/O pin for 19-bit external data bus.
60	P01_4	I/O	H	General-purpose input/output ports.
	D20			I/O pin for 20-bit external data bus.
61	P01_5	I/O	H	General-purpose input/output ports.
	D21			I/O pin for 21-bit external data bus.
62	P01_6	I/O	H	General-purpose input/output ports.
	D22			I/O pin for 22-bit external data bus.
63	P01_7	I/O	H	General-purpose input/output ports.
	D23			I/O pin for 23-bit external data bus.
64	P00_0	I/O	H	General-purpose input/output ports.
	D24			I/O pin for 24-bit external data bus.
65	P00_1	I/O	H	General-purpose input/output ports.
	D25			I/O pin for 25-bit external data bus.
66	P00_2	I/O	H	General-purpose input/output ports.
	D26			I/O pin for 26-bit external data bus.
67	P00_3	I/O	H	General-purpose input/output ports.
	D27			I/O pin for 27-bit external data bus.
68	P00_4	I/O	H	General-purpose input/output ports.
	D28			I/O pin for 28-bit external data bus.
69	P00_5	I/O	H	General-purpose input/output ports.
	D29			I/O pin for 29-bit external data bus.
70	P00_6	I/O	H	General-purpose input/output ports.
	D30			I/O pin for 30-bit external data bus.
71	P00_7	I/O	H	General-purpose input/output ports.
	D31			I/O pin for 31-bit external data bus.
74	P07_0	I/O	H	General-purpose input/output ports.
	A00			I/O pin for 0-bit external address bus.
75	P07_1	I/O	H	General-purpose input/output ports.
	A01			I/O pin for 1-bit external address bus.

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
76	P07_2	I/O	H	General-purpose input/output ports.
	A02			I/O pin for 2-bit external address bus.
77	P07_3	I/O	H	General-purpose input/output ports.
	A03			I/O pin for 3-bit external address bus.
78	P07_4	I/O	H	General-purpose input/output ports.
	A04			I/O pin for 4-bit external address bus.
79	P07_5	I/O	H	General-purpose input/output ports.
	A05			I/O pin for 5-bit external address bus.
80	P07_6	I/O	H	General-purpose input/output ports.
	A06			I/O pin for 6-bit external address bus.
81	P07_7	I/O	H	General-purpose input/output ports.
	A07			I/O pin for 7-bit external address bus.
82	P06_0	I/O	H	General-purpose input/output ports.
	A08			I/O pin for 8-bit external address bus.
83	P06_1	I/O	H	General-purpose input/output ports.
	A09			I/O pin for 9-bit external address bus.
84	P06_2	I/O	H	General-purpose input/output ports.
	A10			I/O pin for 10-bit external address bus.
85	P06_3	I/O	H	General-purpose input/output ports.
	A11			I/O pin for 11-bit external address bus.
86	P06_4	I/O	H	General-purpose input/output ports.
	A12			I/O pin for 12-bit external address bus.
87	P06_5	I/O	H	General-purpose input/output ports.
	A13			I/O pin for 13-bit external address bus.
88	P06_6	I/O	H	General-purpose input/output ports.
	A14			I/O pin for 14-bit external address bus.
89	P06_7	I/O	H	General-purpose input/output ports.
	A15			I/O pin for 15-bit external address bus.
92	P05_0	I/O	H	General-purpose input/output ports.
	A16			I/O pin for 16-bit external address bus.
93	P05_1	I/O	H	General-purpose input/output ports.
	A17			I/O pin for 17-bit external address bus.
94	P05_2	I/O	H	General-purpose input/output ports.
	A18			I/O pin for 18-bit external address bus.

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
95	P05_3	I/O	H	General-purpose input/output ports.
	A19			I/O pin for 19-bit external address bus.
96	P05_4	I/O	H	General-purpose input/output ports.
	A20			I/O pin for 20-bit external address bus.
97	P05_5	I/O	H	General-purpose input/output ports.
	A21			I/O pin for 21-bit external address bus.
98	P05_6	I/O	H	General-purpose input/output ports.
	A22			I/O pin for 22-bit external address bus.
99	P05_7	I/O	H	General-purpose input/output ports.
	A23			I/O pin for 23-bit external address bus.
100	P18_6	I/O	H	General-purpose input/output ports.
	SCK7			Clock input/output pin of LIN-USART 7.
101	P18_5	I/O	H	General-purpose input/output ports.
	SOT7			Serial data output pin of LIN-USART 7
102	P18_4	I/O	H	General-purpose input/output ports.
	SIN7			Serial data input pin of LIN-USART 7
103	P36_5	I/O	L	General-purpose input/output ports.
	MLBDAT			Data input/output pin for MediaLB.
104	P36_6	I/O	L	General-purpose input/output ports.
	MLBSIG			Data input/output pin for MediaLB.
105	P36_7	I/O	L	General-purpose input/output ports.
	MLBCLK			Clock input pin for MediaLB.
106	P36_2	I/O	H	General-purpose input/output ports.
	WS0			Input/output pin of L/R judgement signal for I <sup>2</sup> S.
107	P36_3	I/O	H	General-purpose input/output ports.
	SCK0			Clock input/output pin for I <sup>2</sup> S.
110	P39_0	I/O	H	General-purpose input/output ports.
	SD0			Sound data input/output pin for I <sup>2</sup> S ch.0.
111	P39_1	I/O	H	General-purpose input/output ports.
	SD1			Sound data input/output pin for I <sup>2</sup> S ch.1.
112	P39_2	I/O	H	General-purpose input/output ports.
	SD2			Sound data input/output pin for I <sup>2</sup> S ch.2.
113	P39_3	I/O	H	General-purpose input/output ports.
	SD3			Sound data input/output pin for I <sup>2</sup> S ch.3.

(Continued)



Pin no.	Pin name	I/O	I/O circuit type*	Function
114	P39_4	I/O	H	General-purpose input/output ports.
	SD4			Sound data input/output pin for I <sup>2</sup> S ch.4.
115	P39_5	I/O	H	General-purpose input/output ports.
	SD5			Sound data input/output pin for I <sup>2</sup> S ch.5.
116	P39_6	I/O	H	General-purpose input/output ports.
	SD6			Sound data input/output pin for I <sup>2</sup> S ch.6.
117	P39_7	I/O	H	General-purpose input/output ports.
	SD7			Sound data input/output pin for I <sup>2</sup> S ch.7.
118	P38_0	I/O	H	General-purpose input/output ports.
	SD8			Sound data input/output pin for I <sup>2</sup> S ch.8.
119	P38_1	I/O	H	General-purpose input/output ports.
	SD9			Sound data input/output pin for I <sup>2</sup> S ch.9.
120	P16_7	I/O	H	General-purpose input/output ports.
	ATGX			A/D converter external trigger input.
121	P17_4	I/O	H	General-purpose input/output ports.
	PPG4			Waveform output pin of programmable pulse generator PPG 4.
122	P17_5	I/O	H	General-purpose input/output ports.
	PPG5			Waveform output pin of programmable pulse generator PPG 5.
123	P17_6	I/O	H	General-purpose input/output ports.
	PPG6			Waveform output pin of programmable pulse generator PPG 6.
124	P17_7	I/O	H	General-purpose input/output ports.
	PPG7			Waveform output pin of programmable pulse generator PPG 7.
125	P35_0	I/O	H	General-purpose input/output ports.
	SIN8			Serial data input of LIN-USART 8.
126	P35_1	I/O	H	General-purpose input/output ports.
	SOT8			Serial data output of LIN-USART 8.
127	P35_2	I/O	H	General-purpose input/output ports.
	SCK8			Clock input/output of LIN-USART 8.
128	WDRESETX	O	J	Watchdog reset output, L Active.
130	P29_0	I/O	F	General-purpose input/output ports.
	AN0			Analog input ch.0 for A/D converter.

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
131	P29_1	I/O	F	General-purpose input/output ports.
	AN1			Analog input ch.1 for A/D converter.
132	P29_2	I/O	F	General-purpose input/output ports.
	AN2			Analog input ch.2 for A/D converter.
133	P29_3	I/O	F	General-purpose input/output ports.
	AN3			Analog input ch.3 for A/D converter.
134	P29_4	I/O	F	General-purpose input/output ports.
	AN4			Analog input ch.4 for A/D converter.
135	P29_5	I/O	F	General-purpose input/output ports.
	AN5			Analog input ch.5 for A/D converter.
136	P29_6	I/O	F	General-purpose input/output ports.
	AN6			Analog input ch.6 for A/D converter.
137	P29_7	I/O	F	General-purpose input/output ports.
	AN7			Analog input ch.7 for A/D converter.
138	P28_0	I/O	F	General-purpose input/output ports.
	AN8			Analog input ch.8 for A/D converter.
139	P28_1	I/O	F	General-purpose input/output ports.
	AN9			Analog input ch.9 for A/D converter.
140	P28_2	I/O	F	General-purpose input/output ports.
	AN10			Analog input ch.10 for A/D converter.
141	P28_3	I/O	F	General-purpose input/output ports.
	AN11			Analog input ch.11 for A/D converter.
145	P40_6	I/O	C	General-purpose input/output ports.
	SDA7			Serial data input/output pin of I <sup>2</sup> C 7.
146	P40_7	I/O	C	General-purpose input/output ports.
	SCL7			Serial clock input/output pin of I <sup>2</sup> C 7.
147	P22_4	I/O	C	General-purpose input/output ports.
	SDA0			Serial data input/output pin of I <sup>2</sup> C 0.
	INT14			Request input pin of external interrupt ch.14. Exclusive from P22_1.
148	P22_5	I/O	C	General-purpose input/output ports.
	SCL0			Serial clock input/output pin of I <sup>2</sup> C 0.
149	P24_0	I/O	D	General-purpose input/output ports.
	INT0			Request input pin of external interrupt ch.0.

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
150	P24_1	I/O	D	General-purpose input/output ports.
	INT1			Request input pin of external interrupt ch.1.
151	P23_0	I/O	D	General-purpose input/output ports.
	RX0			Reception input pin of CAN 0.
	INT8			Request input pin of external interrupt ch.8.
152	P23_1	I/O	D	General-purpose input/output ports.
	TX0			Transmission output pin of CAN 0.
153	P23_2	I/O	D	General-purpose input/output ports.
	RX1			Reception input pin of CAN 1.
	INT9			Request input pin of external interrupt ch.9.
154	P23_3	I/O	D	General-purpose input/output ports.
	TX1			Transmission output pin of CAN 1.
155	MD4	I	A	Mode pin 4
156	MD3	I	A	Mode pin 3
157	MD2	I	K	Mode pin 2
158	MD1	I	K	Mode pin 1
159	MD0	I	K	Mode pin 0
160	INITX	I	B	MCU reset input pin, L active doesn't change.
161	TRSTX	I	E	Tool reset input pin, L active doesn't change.
164	P21_0	I/O	D	General-purpose input/output ports.
	SIN0			Serial data input pin of LIN-USART 0.
165	P21_1	I/O	D	General-purpose input/output ports.
	SOT0			Serial data output pin of LIN-USART 0.
166	P21_2	I/O	D	General-purpose input/output ports.
	SCK0			Clock input/output pin of LIN-USART 0.
	FRCK0			Clock input pin of Free-run timer FRT0.
167	P21_4	I/O	D	General-purpose input/output ports.
	SIN1			Serial data input pin of LIN-USART 1 .
168	P21_5	I/O	D	General-purpose input/output ports.
	SOT1			Serial data output pin of LIN-USART 1.
169	P21_6	I/O	D	General-purpose input/output ports.
	SCK1			Clock input/output pin of LIN-USART 1.
	FRCK1			Clock input pin of Free-run timer FRT1.
170	P20_0	I/O	D	General-purpose input/output ports.
	SIN2			Serial data input pin of LIN-USART 2 .

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
171	P20_1	I/O	D	General-purpose input/output ports.
	SOT2			Serial data output pin of LIN-USART 2.
172	P20_2	I/O	D	General-purpose input/output ports.
	SCK2			Clock input/output pin of LIN-USART 2.
	FRCK2			Clock input pin of Free-run timer FRT2.
173	P20_4	I/O	D	General-purpose input/output ports.
	SIN3			Serial data input pin of LIN-USART 3 .
174	P20_5	I/O	D	General-purpose input/output ports.
	SOT3			Serial data output pin of LIN-USART 3.
175	P20_6	I/O	D	General-purpose input/output ports.
	SCK3			Clock input/output pin of LIN-USART 3.
	FRCK3			Clock input pin of Free-run timer FRT3.
178	P19_0	I/O	D	General-purpose input/output ports.
	SIN4			Serial data input pin of LIN-USART 4 .
179	P19_1	I/O	D	General-purpose input/output ports.
	SOT4			Serial data output pin of LIN-USART 4.
180	P19_2	I/O	D	General-purpose input/output ports.
	SCK4			Clock input/output pin of LIN-USART 4.
181	P19_4	I/O	D	General-purpose input/output ports.
	SIN5			Serial data input pin of LIN-USART 5 .
182	P19_5	I/O	D	General-purpose input/output ports.
	SOT5			Serial data output pin of LIN-USART 5.
183	P19_6	I/O	D	General-purpose input/output ports.
	SCK5			Clock input/output pin of LIN-USART 5.
184	P18_0	I/O	D	General-purpose input/output ports.
	SIN6			Serial data input pin of LIN-USART 6 .
185	P18_1	I/O	D	General-purpose input/output ports.
	SOT6			Serial data output pin of LIN-USART 6.
186	P18_2	I/O	D	General-purpose input/output ports.
	SCK6			Clock input/output pin of LIN-USART 6.
187	P15_0	I/O	D	General-purpose input/output ports.
	OCU0			Waveform output pin of output compare OCU 0.
	TOT0			Output pin of reload timer RLT 0.

*(Continued)*

Pin no.	Pin name	I/O	I/O circuit type*	Function
188	P15_1	I/O	D	General-purpose input/output ports.
	OCU1			Waveform output pin of output compare OCU 1.
	TOT1			Output pin of reload timer RLT 1.
189	P15_2	I/O	D	General-purpose input/output ports.
	OCU2			Waveform output pin of output compare OCU 2.
	TOT2			Output pin of reload timer RLT 2.
190	P15_3	I/O	D	General-purpose input/output ports.
	OCU3			Waveform output pin of output compare OCU 3.
	TOT3			Output pin of reload timer RLT 3.
193	P24_6	I/O	D	General-purpose input/output ports.
	INT6			Request input pin of external interrupt ch.6.
	SDA3			Serial data input/output pin of I <sup>2</sup> C 3.
194	P24_7	I/O	D	General-purpose input/output ports.
	INT7			Request input pin of external interrupt ch.7.
	SCL3			Serial clock input/output pin of I <sup>2</sup> C 3.
195	P40_0	I/O	C	General-purpose input/output ports.
	SDA4			Serial data input/output pin of I <sup>2</sup> C 4.
196	P40_1	I/O	C	General-purpose input/output ports.
	SCL4			Serial clock input/output pin of I <sup>2</sup> C 4.
197	P40_2	I/O	C	General-purpose input/output ports.
	SDA5			Serial data input/output pin of I <sup>2</sup> C 5.
198	P40_3	I/O	C	General-purpose input/output ports.
	SCL5			Serial clock input/output pin of I <sup>2</sup> C 5.
199	P40_4	I/O	C	General-purpose input/output ports.
	SDA6			Serial data input/output pin of I <sup>2</sup> C 6.
200	P40_5	I/O	C	General-purpose input/output ports.
	SCL6			Serial clock input/output pin of I <sup>2</sup> C 6.
201	P23_4	I/O	D	General-purpose input/output ports.
	INT10			Request input pin of external interrupt ch.10.
202	P23_6	I/O	D	General-purpose input/output ports.
	INT11			Request input pin of external interrupt ch.11.
203	P22_0	I/O	D	General-purpose input/output ports.
	INT12			Request input pin of external interrupt ch.12.
204	P22_1	I/O	D	General-purpose input/output ports.
	INT14			Request input pin of external interrupt ch.14. Exclusive from P22_4.

(Continued)

(Continued)




Pin no.	Pin name	I/O	I/O circuit type*	Function
205	P22_2	I/O	D	General-purpose input/output ports.
	INT13			Request input pin of external interrupt ch.13.
206	P22_3	I/O	D	General-purpose input/output ports.
	INT15			Request input pin of external interrupt ch.15. Exclusive from P22_6.
207	P14_0	I/O	D	General-purpose input/output ports.
	ICU0			Data sample input pin of Input capture ICU 0.
	TIN0			Event input pin of reload timer RLT 0.
	TRG0			Event input pin of programmable pulse generator PPG 0.
208	P14_1	I/O	D	General-purpose input/output ports.
	ICU1			Data sample input pin of Input capture ICU 1.
	TIN1			Event input pin of reload timer RLT 1.
	TRG1			Event input pin of programmable pulse generator PPG 1.
209	P14_2	I/O	D	General-purpose input/output ports.
	ICU2			Data sample input pin of input capture ICU 2.
	TIN2			Event input pin of reload timer RLT 2.
	TRG2			Event input pin of programmable pulse generator PPG 2.
210	P14_3	I/O	D	General-purpose input/output ports.
	ICU3			Data sample input pin of input capture ICU 3.
	TIN3			Event input pin of reload timer RLT 3.
	TRG3			Event input pin of programmable pulse generator PPG 3.
211	P17_0	I/O	D	General-purpose input/output ports.
	PPG0			Waveform output pin of programmable pulse generator PPG 0.
212	P17_1	I/O	D	General-purpose input/output ports.
	PPG1			Waveform output pin of programmable pulse generator PPG 1.
213	P17_2	I/O	D	General-purpose input/output ports.
	PPG2			Waveform output pin of programmable pulse generator PPG 2.
214	P17_3	I/O	D	General-purpose input/output ports.
	PPG3			Waveform output pin of programmable pulse generator PPG 3.
215	P24_2	I/O	D	General-purpose input/output ports.
	INT2			Request input pin of external interrupt ch.2.

\* : For information about the I/O circuit type, refer to "4. I/O Circuit Types".

**[Power supply/Ground pins]**



Pin no.	Pin name	I/O	Function
1, 21, 48, 51, 55, 73, 91, 108, 129, 162, 176, 191	VSS	Supply	Ground pins
20, 45, 46, 54, 72, 90, 109	VCC3		Power supply pins for external data bus and internal regulator.
163, 177, 192, 216	VCC5		Power supply pins
143	AVCC3		Power supply pin for A/D converter
142	AVSS/AVRL		Analog ground pin, reference power supply pin for A/D converter.
144	AVRH		Reference power supply pin for A/D converter
47	C_1		Capacitor connection pin for internal regulator.
22	C_2		Capacitor connection pin for internal regulator.

**4. I/O Circuit Types**



Type	Circuit	Remarks
A		<ul style="list-style-type: none"> <li>• 5.0 V CMOS level hysteresis input</li> <li>• With Pull-down</li> </ul>
B		<ul style="list-style-type: none"> <li>• 5.0 V CMOS level hysteresis input</li> <li>• With Pull-up</li> </ul>
C		<ul style="list-style-type: none"> <li>• 5.0 V CMOS level output <math>I_{OL} = 3 \text{ mA}</math>, <math>I_{OH} = -3 \text{ mA}</math></li> <li>• 5.0 V CMOS level input</li> <li>• 5.0 V CMOS level hysteresis input</li> <li>• 5.0 V Automotive level input With standby control With Pull-up/down control</li> <li>• Pseudo open drain when using I<sup>2</sup>C</li> </ul>

(Continued)








Type	Circuit	Remarks
D	 <p>5.0 V</p> <p>P-ch Pull-up control</p> <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p> <p>N-ch Pull-down control</p> <p>CMOS level input</p> <p>Standby control</p> <p>CMOS level Hysteresis input</p> <p>Standby control</p> <p>Automotive level input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>• 5.0 V CMOS level output <math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math></li> <li>• 5.0 V CMOS level input</li> <li>• 5.0 V CMOS level hysteresis input</li> <li>• 5.0 V Automotive level input</li> <li>With standby control</li> <li>With Pull-up/down control</li> </ul>
E	 <p>5.0 V</p> <p>P-ch Pull-up control</p> <p>Input</p>	<p>3.3 V CMOS level hysteresis input</p> <p>Withstand voltage 5 V</p> <p>5.0 V pull-up function (When DSU4 is unused)</p>

(Continued)

Type	Circuit	Remarks
F	 <p>             P-ch Pull-up control              3.3 V              P-ch Output drive P-ch              N-ch Output drive N-ch              N-ch Pull-down control              CMOS level input              Standby control              CMOS level hysteresis input              Standby control              Analog input           </p>	<ul style="list-style-type: none"> <li>• 3.3 V CMOS level output <math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math></li> <li>• 3.3 V CMOS level input</li> <li>• 3.3 V CMOS level hysteresis input With standby control</li> <li>• Analog input for A/D converter</li> </ul>
G	 <p>             3.3 V              Input              Standby control           </p>	<p>             3.3 V Oscillation cell              Feedback resistor 1 MΩ              With standby control           </p>

(Continued)

Type	Circuit	Remarks
H	 <p>3.3 V</p> <p>P-ch Pull-up control</p> <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p> <p>N-ch Pull-down control</p> <p>CMOS level input</p> <p>Standby control</p> <p>CMOS level hysteresis input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>• 3.3 V CMOS level output <math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math></li> <li>• 3.3 V CMOS level input</li> <li>• 3.3 V CMOS level hysteresis input With standby control With Pull-up/down control</li> </ul>
I	 <p>3.3 V</p> <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p> <p>CMOS level hysteresis input</p> <p>Standby control</p>	<ul style="list-style-type: none"> <li>• 3.3 V CMOS level output <math>I_{OL} = 8 \text{ mA}</math>, <math>I_{OH} = -8 \text{ mA}</math></li> <li>• 3.3 V CMOS level hysteresis input With standby control</li> </ul>
J	 <p>3.3 V</p> <p>P-ch Output drive P-ch</p> <p>N-ch Output drive N-ch</p>	<p>3.3 V CMOS level output <math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math></p>

Type	Circuit	Remarks
K		5.0 V CMOS level hysteresis input
L		<ul style="list-style-type: none"> <li>• 3.3 V CMOS level output <math>I_{OL} = 6 \text{ mA}</math>, <math>I_{OH} = -6 \text{ mA}</math></li> <li>• 3.3 V CMOS level input</li> <li>• 3.3 V CMOS level hysteresis input</li> <li>• 3.3 V MediaLB level hysteresis input With standby control With Pull-up/down control</li> </ul>

## 5. Handling Devices

### Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than  $V_{CC}$  or less than  $V_{SS}$  is applied to an input or output pin or if a voltage exceeding the rating is applied between VCC and VSS pins.

If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

### Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor (2 K $\Omega$  or more) or enable internal pull up or pull down resistors before setting the global port enable bit.

Unused input and output pins need to leave open at the output state, or treat the same as for the input pin when they are at the input state.

### Power supply pins

The MB91460M series has multiple of VCC and VSS pins.

The device is designed such that pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. However, all of these pins must be connected externally to the power supply or ground in order to minimize undesired electromagnetic radiation, prevent strobe signal malfunctions due to the rise in ground level, and conform to the total output current rating.

Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance.

It is also recommended that a ceramic capacitor of around 0.1  $\mu$ F be connected as a bypass capacitor between the VCC and VSS pins at a location close to the device.

This series has a built-in regulator. Connect a bypass capacitor of 4.7  $\mu$ F to C\_1 and C\_2 pins for the regulator.

### Crystal oscillator circuit

Noise in proximity to the X0 (X0A) and X1 (X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator (or ceramic oscillator), as well as bypass capacitors connected to ground, are placed as close together as possible. When the signal wires for transmitting from X0 and X1 pins are pulled along, use the circuit with them shielded on board. Be careful especially when a pin next to X0 pin is used.

It is recommended that the printed circuit board layout be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation. Sub clock is also needed when dual clock product is used as single clock product.

Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.

### Treatment of NC and OPEN pins

Pins marked as NC and OPEN must be left open-circuit.

### Mode pins (MD0 to MD4)

These pins should be connected directly to Vcc or Vss. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and Vcc or Vss on the printed circuit board as possible and connect them with low impedance.

Especially, MD3 must be directly connected to Vss with 0  $\Omega$ .

### Operation at Start-up

Be sure to execute the setting initialized reset (INIT) with INITX pin immediately after start-up.

Hold the "L" level input to the INITX pin during the stabilization wait time immediately after the power on to ensure the stabilization wait time as required by the oscillator circuit (the stabilization wait time is initialized to the minimum value when INIT is asserted to reset using the INITX pin).

### Note on oscillator input at power-on

At power-on, ensure that the clock is input until the oscillator stabilization wait time has elapsed.

### Notes on operating in PLL clock mode

If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.

### Notes on using external clock

When using an external clock, simultaneously supply the clock signal to the X1 (X1A) pin and a clock signal with the reverse phase to X0(X0A).

However, the external clock must not be used while the microcontroller is in stop mode (oscillator stop mode). The X1 pin outputs the H level and stops in STOP mode.

### Setting external bus

This model guarantees the maximum frequency of 40 MHz for the external clock operation.

Setting the base clock frequency to the maximum operation frequency without changing the initial value of DIVR1 (external bus base clock division setting register) sets the external bus frequency that is not guaranteed.

Before changing the base clock frequency, set SYCLK not to exceed the maximum guaranteed frequency.

The AC ratings cannot be guaranteed if a pull-up resistor is connected to the pin serving as an external bus pin.

### Clock control

Input the "L" signal to INIT to assure the clock oscillation stabilization wait time.

Immediately after power-on or when returning from shutdown by INITX input, keep the "L" level input to the INITX pin for oscillation stabilization wait time (8ms) in order to secure stabilization wait for the built-in regulator or oscillation stabilization wait time for the oscillation circuit.

### Switching multiplexed ports

Use PFR (port function register) to switch between the use as a PORT and the multiplexed port.

### Low power consumption mode

■ For the standby mode, enable the synchronous standby mode (TBCR.SYNCS="1") to use and be sure to follow the sequence below.

```
LDI    #value_of_standby, R0    ; value_of_standby is write data of STCR.
LDI    #_STCR, R12             ; _STCR is address (481H) of STCR.
STB    R0, @R12                ; Write to standby control register (STCR)
LDUB   @12, R0                 ; Read STCR for synchronous standby
LDUB   @12, R0                 ; Dummy re-read of STCR
NOP    ; NOP x 5 for arrangement of timing
NOP
NOP
NOP
NOP
NOP
```

In addition, set I flag, ILM and ICR to diverge to the interruption handler which triggers the return after returning to the standby mode.

■ Do not do the following when the monitor debugger is used.

- Break point setting for the above instruction lines
- Step execution for above instruction lines

### Power-on sequence for dual-power-supply model

Notes on the power-on and power-off sequences

Power-on sequence : (1) V<sub>CC5</sub> (2) V<sub>CC3</sub> (3) AVRH, AV<sub>CC</sub>

Power-off sequence : (1) AVRH, AV<sub>CC</sub> (2) V<sub>CC3</sub> (3) V<sub>CC5</sub>

Follow the above sequence.

Turn on V<sub>CC3</sub> before applying power supply to the analog power supply AV<sub>CC3</sub> and AVRH, or the analog signal.

AVRH must not exceed voltage of AV<sub>CC3</sub>.

### Multiplexed pin for analog input

Input voltage must not exceed AV<sub>CC3</sub> when the multiplexed pin serving for the analog input is used as a general-purpose port.

### Recommended operating condition

V<sub>CC3</sub> = AV<sub>CC3</sub> = AVRH : Recommended condition

### Notes on PS register

As the PS register is processed in advance by some instructions, when the debugger is being used, the exception handling described below may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

- The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/DIV0S instruction:
  - a user interrupt is accepted;
  - single-step execution is performed;
  - or execution breaks due to a data event or from the emulator menu.
    1. D0 and D1 flags are updated in advance.
    2. An EIT handling routine (user interrupt or emulator) is executed.
    3. Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1).
- The following behavior occurs when an ORCCR, STILM, MOV Ri or PS instruction is executed to enable a user interrupt while that interrupt is in the active state.
  4. The PS register is updated in advance.
  5. An EIT handling routine (user interrupt) is executed.
  6. Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in 4.

### Watchdog timer

The watchdog timer built in this model monitors a program and resets the CPU if the reset defer function is not executed within a certain period of time or the program runs out of control. Once the function of the watchdog timer is enabled, the watchdog timer keeps on operating program until it resets the CPU.

As an exception, the watchdog timer defers a reset automatically under the condition in which the CPU stops executing the program. For those conditions to which this exception applies, see “Chapter 20 Watch dog timer in Hardware manual”.

### Frequency fluctuation

This chip which contains PLL can switch divide-by-two external clock to PLL output fast clock. The clock gear function which is built in this model prevents consumption power from increasing rapidly at this time.

### Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example, apply a checksum to detect an error. If an error is detected, retransmit the data.

### Write to registers which include a status flag (1)

Be careful not to accidentally clear a status flag, when writing into registers which include a status flag (especially the interrupt request flag).

Take notice that a flag of a status bit is not cleared and the control bit is set to the expected value at writing.

When overwriting the control bit structured by multiple bits simultaneously, it is not possible to use the bit manipulation instruction. As a result, it is necessary to access data with usual byte/half word/word when writing to both a control bit and a status flag simultaneously. At this time, be careful not to accidentally clear other bits (bits in a status flag).

Almost all registers shown below include multiple control bits and status flags.

- TBCR
- OSCR
- TCCS0, TCCS1
- ICS01
- TMCSR0, TMCSR1, TMCSR2, TMCSR3
- PCN0, PCN1, PCN2, PCN3, PCN4, PCN5
- ADCSL0, ADCSL1

Note: It is not necessary to take special care when overwriting a single bit by the bit manipulation instruction.

**Write to registers which include a status flag (2)**

Take notice that actual access will be delayed when writing into registers which include a status flag (especially the interrupt request flag).

This is because data is written via multiple busses.

For example, when the program exits the interrupt routine after clearing the interrupt request flag, the interrupt flag may be cleared after accepting the RETI instructions. In this case, the interrupts may be accepted again because some of the interrupt requests are left at the time of returning from the interrupt routine.

To adjust any discord between this register address and instruction execution, read synchronous registers (RBSYNC, CBSYNC0/1, and MBSYNC) along with the area where written registers exist.

Adjustment at every writing makes a bus data band width narrow. Therefore, we recommend to adjust only if necessary. For example, when continuous writing is executed, adjustment at the last writing will be enough.

The table below shows the correspondence between a target area and a synchronous register.

Register name	Target area
RBSYNC	0x0000-0x01FF, 0x0280-0x037D, 0x0400-0x063F, 0x0C00-0x0FFF (Peripheral function on R-bus)
CBSYNC0/1	0xC000-0xFFFF (CAN on D-bus)
MBSYNC	0x6000-0x6FFF (MediaLB, I <sup>2</sup> S and FIFO buffer on F-bus)



## **6. Notes On Debugger**

### **Execution of the RETI Command**

If an interrupt occurs frequently during step execution, the corresponding interrupt handling routine is executed repeatedly after step execution. As the result of that, the main routine and low-interrupt-level programs will not be executed.

Do not perform the step execution of RETI instruction to prevent this issue.

Disable the corresponding interrupt and execute debugger when the corresponding interrupt routine no longer needs debugging.

### **Operand break**

Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

### **Flash security**


DSU4 will not be available due to security issues when Flash security is used.

### **Shutdown mode**

It is impossible to execute debugger in the shutdown mode.

## 7. Block Diagram

### MB91F467MA



### ■ CPU and Control Unit

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

#### 7.1 Features


- Adoption of RISC architecture  
Basic instruction: 1 instruction per cycle
- General-purpose registers: 32-bit × 16 registers
- 4 Gbytes linear memory space
- Multiplier installed  
32-bit × 32-bit multiplication: 5 cycles  
16-bit × 16-bit multiplication: 3 cycles
- Enhanced interrupt processing function  
Quick response speed (6 cycles)  
Multiple-interrupt support  
Level mask function (16 levels)
- Enhanced instructions for I/O operation  
Memory-to-memory transfer instruction  
Bit processing instruction  
Basic instruction word length: 16 bits
- Low-power consumption  
Sleep mode/stop mode

#### 7.2 Internal architecture

- The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
- A 32-bit ↔ 16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
- A Harvard ↔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between the CPU and the bus controller.


**7.3 Programming model**

*7.3.1 Basic programming model*



## 7.4 Registers

### 7.4.1 General-purpose register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13 : Virtual accumulator

R14 : Frame pointer


R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000<sub>H</sub> (SSP value).


### 7.4.2 PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.




**7.4.3 CCR (Condition Code Register)**




- SV : Supervisor flag
- S : Stack flag
- I : Interrupt enable flag
- N : Negative enable flag
- Z : Zero flag
- V : Overflow flag
- C : Carry flag

**7.4.4 SCR (System Condition Register)**




- Flag for step division (D1, D0)  
This flag stores interim data during execution of step division.
- Step trace trap flag (T)  
This flag indicates whether the step trace trap is enabled or disabled.  
The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

**7.4.5 ILM (Interrupt Level Mask register)**




This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking.  
The register is initialized to value “01111<sub>B</sub>” at reset.

**7.4.6 PC (Program Counter)**




The program counter indicates the address of the instruction that is being executed.  
The initial value at reset is undefined.

**7.4.7 TBR (Table Base Register)**




The table base register stores the starting address of the vector table used in EIT processing. The initial value at reset is 000FFC00<sub>H</sub>.

**7.4.8 RP (Return Pointer)**



The return pointer stores the address for return from subroutines. During execution of a CALL instruction, the PC value is transferred to this RP register. During execution of a RET instruction, the contents of the RP register are transferred to PC. The initial value at reset is undefined.


**7.4.9 USP (User Stack Pointer)**



The user stack pointer, when the S flag is “1”, this register functions as the R15 register.

- The USP register can also be explicitly specified. The initial value at reset is undefined.
- This register cannot be used with RETI instructions.

**7.4.10 Multiply & divide registers**



These registers are for multiplication and division, and are 32 bits each in length. The initial value at reset is undefined.

## **8. Embedded Program/Data Memory (Flash)**

### **8.1 Flash features**

- MB91F467MA: 1088 Kbytes (16 × 64 Kbytes + 8 × 8 Kbytes = 8.7 Mbits)
- Programmable wait state for read/write access
- Flash and Boot security with security vector at 0014:8000<sub>H</sub> to 0014:800F<sub>H</sub>
- Basic specification: Same as MBM29LV400TC (except size and part of sector configuration)

### **8.2 Operation modes**

1. 64-bit CPU mode
  - CPU reads and executes programs in word (32-bit) length units.
  - Flash writing is not possible.
  - Actual Flash Memory access is performed in d-word (64-bit) length units.
2. 32-bit CPU mode :
  - Actual Flash Memory access is performed in word (32-bit) length units.
3. 16-bit CPU mode :
  - CPU reads and writes in half-word (16-bit) length units.
  - Program execution from the Flash is not possible.
  - Actual Flash Memory access is performed in half-word (16-bit) length units.



**8.3 Flash access in CPU mode**

*8.3.1 Flash configuration*

*Flash memory map MB91F467MA*

Address									
0014:FFFF <sub>H</sub> 0014:C000 <sub>H</sub>	SA6 (8kB)				SA7 (8kB)				ROMS7
0014:BFFF <sub>H</sub> 0014:8000 <sub>H</sub>	SA4 (8kB)				SA5 (8kB)				
0014:7FFF <sub>H</sub> 0014:4000 <sub>H</sub>	SA2 (8kB)				SA3 (8kB)				
0014:3FFF <sub>H</sub> 0014:0000 <sub>H</sub>	SA0 (8kB)				SA1 (8kB)				
0013:FFFF <sub>H</sub> 0012:0000 <sub>H</sub>	SA22 (64kB)				SA23 (64kB)				ROMS6
0011:FFFF <sub>H</sub> 0010:0000 <sub>H</sub>	SA20 (64kB)				SA21 (64kB)				
000F:FFFF <sub>H</sub> 000E:0000 <sub>H</sub>	SA18 (64kB)				SA19 (64kB)				ROMS5
000D:FFFF <sub>H</sub> 000C:0000 <sub>H</sub>	SA16 (64kB)				SA17 (64kB)				ROMS4
000B:FFFF <sub>H</sub> 000A:0000 <sub>H</sub>	SA14 (64kB)				SA15 (64kB)				ROMS3
0009:FFFF <sub>H</sub> 0008:0000 <sub>H</sub>	SA12 (64kB)				SA13 (64kB)				ROMS2
0007:FFFF <sub>H</sub> 0006:0000 <sub>H</sub>	SA10 (64kB)				SA11 (64kB)				ROMS1
0005:FFFF <sub>H</sub> 0004:0000 <sub>H</sub>	SA8 (64kB)				SA9 (64kB)				ROMS0
	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7	
16bit read/write	dat[31:16]		dat[15:0]		dat[31:16]		dat[15:0]		
32bit read/write	dat[31:0]				dat[31:0]				
64bit read	dat[63:0]								

### 8.3.2 Flash access timing settings in CPU mode

The following tables list all settings for a given maximum Core Frequency (through the setting of CLKB or maximum clock modulation) for Flash read and write access.

#### Flash read timing settings (synchronous read)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 24 MHz	0	0	0	-	1	
to 48 MHz	0	0	1	-	2	
to 80 MHz	1	1	3	-	4	

#### Flash write timing settings (synchronous write)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 32 MHz	1	-	-	0	4	
to 48 MHz	1	-	-	0	5	
to 64 MHz	1	-	-	0	6	
to 80 MHz	1	-	-	0	7	

### 8.3.3 Address mapping from CPU to parallel programming mode

The following tables show the calculation from CPU addresses to flash macro addresses which are used in parallel programming.

Notes: • Address mapping MB91F467MA

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
14:0000 <sub>H</sub> to 14:FFFF <sub>H</sub>	addr[2]=0	SA0, SA2, SA4, SA6 (8 Kbyte)	$FA = \text{addr} - \text{addr}\%00:4000_{\text{H}} + (\text{addr}\%00:4000_{\text{H}})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000_{\text{H}}$
14:0000 <sub>H</sub> to 14:FFFF <sub>H</sub>	addr[2]=1	SA1, SA3, SA5, SA7 (8 Kbyte)	$FA = \text{addr} - \text{addr}\%00:4000_{\text{H}} + (\text{addr}\%00:4000_{\text{H}})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 - 05:0000_{\text{H}} + 00:2000_{\text{H}}$
04:0000 <sub>H</sub> to 13:FFFF <sub>H</sub>	addr[2]=0	SA8, SA10, SA12, SA14, SA16, SA18, SA20, SA22 (64 Kbyte)	$FA = \text{addr} - \text{addr}\%02:0000_{\text{H}} + (\text{addr}\%02:0000_{\text{H}})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 + 0C:0000_{\text{H}}$
04:0000 <sub>H</sub> to 13:FFFF <sub>H</sub>	addr[2]=1	SA9, SA11, SA13, SA15, SA17, SA19, SA21, SA23 (64 Kbyte)	$FA = \text{addr} - \text{addr}\%02:0000_{\text{H}} + (\text{addr}\%02:0000_{\text{H}})/2 - (\text{addr}/2)\%4 + \text{addr}\%4 + 0C:0000_{\text{H}} + 01:0000_{\text{H}}$

Notes: • FA result is without 20:0000<sub>H</sub> offset for parallel Flash programming.

Set offset by keeping FA[21] = 1 as described in section “Parallel Flash programming mode”.

- addr[2] is the value of the third lower bit when CPU address (addr) is described by binary numbers.
- FA[21] is the value of the twenty second lower bit when the flash address (FA) is described by binary numbers.
- “%” represents remainder. For example, “addr%00:4000<sub>H</sub>” is the remainder after addr is divided by 4000<sub>H</sub>.

**8.4 Parallel Flash programming mode**

*8.4.1 Flash configuration in parallel Flash programming mode*

Parallel Flash programming mode (MD[2:0] = 111):

**MB91F467MA**

FA[21:0]	
003F:FFFFH 003F:0000H	SA23 (64kB)
003E:FFFFH 003E:0000H	SA22 (64kB)
003D:FFFFH 003D:0000H	SA21 (64kB)
003C:FFFFH 003C:0000H	SA20 (64kB)
003B:FFFFH 003B:0000H	SA19 (64kB)
003A:FFFFH 003A:0000H	SA18 (64kB)
0039:FFFFH 0039:0000H	SA17 (64kB)
0038:FFFFH 0038:0000H	SA16 (64kB)
0037:FFFFH 0037:0000H	SA15 (64kB)
0036:FFFFH 0036:0000H	SA14 (64kB)
0035:FFFFH 0035:0000H	SA13 (64kB)
0034:FFFFH 0034:0000H	SA12 (64kB)
0033:FFFFH 0033:0000H	SA11 (64kB)
0032:FFFFH 0032:0000H	SA10 (64kB)
0031:FFFFH 0031:0000H	SA9 (64kB)
0030:FFFFH 0030:0000H	SA8 (64kB)
002F:FFFFH 002F:E000H	SA7 (8kB)
002F:DFFFH 002F:C000H	SA6 (8kB)
002F:BFFFH 002F:A000H	SA5 (8kB)
002F:9FFFH 002F:8000H	SA4 (8kB)
002F:7FFFH 002F:6000H	SA3 (8kB)
002F:5FFFH 002F:4000H	SA2 (8kB)
002F:3FFFH 002F:2000H	SA1 (8kB)
002F:1FFFH 002F:0000H	SA0 (8kB)
	FA[1:0]=00      FA[1:0]=10
16bit write mode	DQ[15:0]      DQ[15:0]

Note: Always keep FA[0] = 0 and FA[21] = 1.

#### 8.4.2 Pin connections in parallel programming mode

Resetting after setting the MD[4:0] pins to [00111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to general purpose ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

#### Correspondence between MBM29LV400TC and Flash Memory Control Signals

MBM29LV400TC External pins	CPU mode	Flash memory mode	Normal function	Pin number
—	INITX	—	INITX	160
RESET	—	FRSTX	P13_2	19
—	—	MD2	MD2	157
—	—	MD1	MD1	156
—	—	MD0	MD0	155
RY/BY	FMCS:RDY	RY/BYX	P09_4	25
BYTE	"H"fixed	BYTEX	P13_1	18
WE	Internal bus control	WEX	P09_3	26
OE		OEX	P09_2	27
CE		CEX	P09_1	28
A-1	Internal address	FA0	P17_4	121
A0 to A7		FA1 to FA8	P17_5 to P17_7 P29_0 to P29_4	122 to 124 130 to 134
A8 to A15		FA9 to FA16	P29_5 to P29_7 P28_0 to P28_3 P16_3	135 to 141 10
A16 to A19		FA17 to FA21	P16_4 to P16_6 P22_4, P22_5	9 to 7 147, 148
DQ0 to DQ7	Internal data	DQ0 to DQ7	P36_2, P36_3 P39_0 to P39_5	106, 107 110 to 115
DQ8 to DQ15		DQ8 to DQ15	P39_6, P39_7 P38_0, P38_1 P16_7 P35_0 to P35_2	116 to 120 125 to 127

## 9. Memory Space

The FR family has 4 Gbytes of logical address space ( $2^{32}$  addresses) available to the CPU by linear access.

### Direct addressing area

The following address space area is used for I/O.

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.

The size of directly addressable area depends on the length of the data being accessed as shown below.

Byte data access : 000<sub>H</sub> to 0FF<sub>H</sub>

Half word access : 000<sub>H</sub> to 1FF<sub>H</sub>

Word data access : 000<sub>H</sub> to 3FF<sub>H</sub>


## 10. Memory Map

### MB91F467M

MB91F467M	
0000:0000H	I/O (byte)
0000:00FFH 0000:0100H	I/O (Half Word)
0000:01FFH 0000:0200H	I/O (Word)
0000:03FFH 0000:0400H	I/O
0000:0FFFH 0000:1000H	DMA
0000:10FFH 0000:1100H	reserved
0000:1FFFH 0000:2000H	reserved
0000:3FFFH 0000:4000H	I-cache or I-RAM (8 Kbytes)
0000:5FFFH 0000:6000H	MediaLB & I <sup>2</sup> S
0000:6FFFH 0000:7000H	Flash control Flash I-cache
0000:70FFH 0000:7100H	reserved
0000:AFFFH 0000:B000H	Boot ROM (4 Kbytes)
0000:BFFFH 0000:C000H	CAN
0000:CFFFH 0000:D000H	reserved
0000:FFFFH 0001:0000H	ExtBUS I-cache or I-RAM (4 Kbytes)
0001:FFFFH 0002:0000H	reserved
0002:3FFFH 0002:4000H	D-RAM (1wait) (32 Kbytes)
0002:BFFFH 0002:C000H	D-RAM (No wait) (16 Kbytes)
0002:FFFFH 0003:0000H	I/D-RAM (16 Kbytes)
0003:3FFFH 0003:4000H	reserved
0003:FFFFH 0004:0000H	Flash (1088 Kbytes) or External BUS (depends on ROMA/ROMS)
0014:FFFFH 0015:0000H	External BUS
FFFF:FFFFH	

## 11. I/O Map

### 1. MB91F467M



Note: Initial values of register bits are represented as follows:

“ 1 ” : Initial value “ 1 ”

“ 0 ” : Initial value “ 0 ”

“ X ” : Initial value “ undefined ”

“ - ” : No physical register at this location

Access is barred with an undefined data access attribute.



Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000000 <sub>H</sub>	PDR00 [R/W] XXXXXXXX	PDR01 [R/W] XXXXXXXX	Reserved		Port Data Register [R-bus]
000004 <sub>H</sub>	Reserved	PDR05 [R/W] XXXXXXXX	PDR06 [R/W] XXXXXXXX	PDR07 [R/W] XXXXXXXX	
000008 <sub>H</sub>	PDR08 [R/W] XXXX-XX	PDR09 [R/W] -XXXXXX	PDR10 [R/W] -XXXXXX	PDR11 [R/W] ----XX	
00000C <sub>H</sub>	Reserved	PDR13 [R/W] ----XXX	PDR14 [R/W] ---XXXX	PDR15 [R/W] XX-XXXX	
000010 <sub>H</sub>	PDR16 [R/W] XXXXXXXX	PDR17 [R/W] XXXXXXXX	PDR18 [R/W] -XXX-XXX	PDR19 [R/W] -XXX-XXX	
000014 <sub>H</sub>	PDR20 [R/W] -XXX-XXX	PDR21 [R/W] -XXX-XXX	PDR22 [R/W] XXXXXXXX	PDR23 [R/W] -X-XXXX	
000018 <sub>H</sub>	PDR24 [R/W] XXXXXXXX	Reserved			
00001C <sub>H</sub>	PDR28 [R/W] ---XXXX	PDR29 [R/W] XXXXXXXX	Reserved		
000020 <sub>H</sub>	Reserved			PDR35 [R/W] ----XXX	
000024 <sub>H</sub>	PDR36 [R/W] XXX-XX--	Reserved	PDR38 [R/W] ----XX	PDR39 [R/W] XXXXXXXX	
000028 <sub>H</sub>	PDR40 [R/W] XXXXXXXX	Reserved			
00002C <sub>H</sub>	Reserved				
000030 <sub>H</sub>	EIRRO [R/W] 00000000	ENIRO [R/W] 00000000	ELVR0 [R/W] 00000000 00000000		External interrupt
000034 <sub>H</sub>	EIRR1 [R/W] 00000000	ENIR1 [R/W] 00000000	ELVR1 [R/W] 00000000 00000000		
000038 <sub>H</sub>	DICR [R/W] -----0	HRCL [R/W] 0--11111	RBSYNC [R] XXXXXXXXXX XXXXXXXX		Delay Interrupt I-unit
00003C <sub>H</sub>	Reserved				Reserved
000040 <sub>H</sub>	SCR00 [R/W, W] 00000000	SMR00 [R/W, W] 00000000	SSR00 [R/W, R] 00001000	RDR00/TDR00 [R/W] 00000000	LIN-USART 0
000044 <sub>H</sub>	ESCR00 [R/W] 00000X00	ECCR00 [R/W, R, W] -00000XX	Reserved		
000048 <sub>H</sub>	SCR01 [R/W, W] 00000000	SMR01 [R/W, W] 00000000	SSR01 [R/W, R] 00001000	RDR01/TDR01 [R/W] 00000000	LIN-USART 1
00004C <sub>H</sub>	ESCR01 [R/W] 00000X00	ECCR01 [R/W, R, W] -00000XX	Reserved		

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000050 <sub>H</sub>	SCR02 [R/W, W] 00000000	SMR02 [R/W, W] 00000000	SSR02 [R/W, R] 00001000	RDR02/TDR02 [R/W] 00000000	LIN-USART 2
000054 <sub>H</sub>	ESCR02 [R/W] 00000X00	ECCR02 [R/W, R, W] -00000XX	Reserved		
000058 <sub>H</sub>	SCR03 [R/W, W] 00000000	SMR03 [R/W, W] 00000000	SSR03 [R/W, R] 00001000	RDR03/TDR03 [R/W] 00000000	LIN-USART 3
00005C <sub>H</sub>	ESCR03 [R/W] 00000X00	ECCR03 [R/W, R, W] -00000XX	Reserved		
000060 <sub>H</sub>	SCR04 [R/W, W] 00000000	SMR04 [R/W, W] 00000000	SSR04 [R/W, R] 00001000	RDR04/TDR04 [R/W] 00000000	LIN-USART 4 with FIFO
000064 <sub>H</sub>	ESCR04 [R/W] 00000X00	ECCR04 [R/W, R, W] -00000XX	FSR04 [R] --00000	FCR04 [R/W] 0001-000	
000068 <sub>H</sub>	SCR05 [R/W, W] 00000000	SMR05 [R/W, W] 00000000	SSR05 [R/W, R] 00001000	RDR05/TDR05 [R/W] 00000000	LIN-USART 5 with FIFO
00006C <sub>H</sub>	ESCR05 [R/W] 00000X00	ECCR05 [R/W, R, W] -00000XX	FSR05 [R] --00000	FCR05 [R/W] 0001-000	
000070 <sub>H</sub>	SCR06 [R/W, W] 00000000	SMR06 [R/W, W] 00000000	SSR06 [R/W, R] 00001000	RDR06/TDR06 [R/W] 00000000	LIN-USART 6 with FIFO
000074 <sub>H</sub>	ESCR06 [R/W] 00000X00	ECCR06 [R/W, R, W] -00000XX	FSR06 [R] --00000	FCR06 [R/W] 0001-000	
000078 <sub>H</sub>	SCR07 [R/W, W] 00000000	SMR07 [R/W, W] 00000000	SSR07 [R/W, R] 00001000	RDR07/TDR07 [R/W] 00000000	LIN-USART 7 with FIFO
00007C <sub>H</sub>	ESCR07 [R/W] 00000X00	ECCR07 [R/W, R, W] -00000XX	FSR07 [R] --00000	FCR07 [R/W] 0001-000	
000080 <sub>H</sub>	BGR100 [R/W] 00000000	BGR000 [R/W] 00000000	BGR101 [R/W] 00000000	BGR001 [R/W] 00000000	Baud rate Generator LIN-USART 0 to 7
000084 <sub>H</sub>	BGR102 [R/W] 00000000	BGR002 [R/W] 00000000	BGR103 [R/W] 00000000	BGR003 [R/W] 00000000	
000088 <sub>H</sub>	BGR104 [R/W] 00000000	BGR004 [R/W] 00000000	BGR105 [R/W] 00000000	BGR005 [R/W] 00000000	
00008C <sub>H</sub>	BGR106 [R/W] 00000000	BGR006 [R/W] 00000000	BGR107 [R/W] 00000000	BGR007 [R/W] 00000000	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000090 <sub>H</sub> to 0000CC <sub>H</sub>	Reserved				Reserved
0000D0 <sub>H</sub>	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] ----00	ITBAL0 [R/W] 00000000	I <sup>2</sup> C 0
0000D4 <sub>H</sub>	ITMKH0 [R/W] 00----11	ITMKL0 [R/W] 11111111	ISMK0 [R/W] 01111111	ISBA0 [R/W] -0000000	
0000D8 <sub>H</sub>	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] -0011111	Reserved	
0000DC <sub>H</sub>	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000	ITBAH1 [R/W] ----00	ITBAL1 [R/W] 00000000	I <sup>2</sup> C 1
0000E0 <sub>H</sub>	ITMKH1 [R/W] 00----11	ITMKL1 [R/W] 11111111	ISMK1 [R/W] 01111111	ISBA1 [R/W] -0000000	
0000E4 <sub>H</sub>	Reserved	IDAR1 [R/W] 00000000	ICCR1 [R/W] -0011111	Reserved	
0000E8 <sub>H</sub> to 0000FC <sub>H</sub>	Reserved				Reserved
000100 <sub>H</sub>	GCN10 [R/W] 00110010 00010000		Reserved	GCN20 [R/W] ----0000	PPG Control 0-3
000104 <sub>H</sub>	GCN11 [R/W] 00110010 00010000		Reserved	GCN21 [R/W] ----0000	PPG Control 4-7
000108 <sub>H</sub> , 00010C <sub>H</sub>	Reserved				Reserved
000110 <sub>H</sub>	PTMR00 [R] 11111111 11111111		PCSR00 [W] XXXXXXXX XXXXXXXX		PPG 0
000114 <sub>H</sub>	PDUT00 [W] XXXXXXXX XXXXXXXX		PCNH00 [R/W] 0000000-	PCNL00 [R/W] 000000-0	
000118 <sub>H</sub>	PTMR01 [R] 11111111 11111111		PCSR01 [W] XXXXXXXX XXXXXXXX		PPG 1
00011C <sub>H</sub>	PDUT01 [W] XXXXXXXX XXXXXXXX		PCNH01 [R/W] 0000000-	PCNL01 [R/W] 000000-0	
000120 <sub>H</sub>	PTMR02 [R] 11111111 11111111		PCSR02 [W] XXXXXXXX XXXXXXXX		PPG 2
000124 <sub>H</sub>	PDUT02 [W] XXXXXXXX XXXXXXXX		PCNH02 [R/W] 0000000-	PCNL02 [R/W] 000000-0	
000128 <sub>H</sub>	PTMR03 [R] 11111111 11111111		PCSR03 [W] XXXXXXXX XXXXXXXX		PPG 3
00012C <sub>H</sub>	PDUT03 [W] XXXXXXXX XXXXXXXX		PCNH03 [R/W] 0000000-	PCNL03 [R/W] 000000-0	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000130 <sub>H</sub>	PTMR04 [R] 11111111 11111111		PCSR04 [W] XXXXXXXX XXXXXXXX		PPG 4
000134 <sub>H</sub>	PDUT04 [W] XXXXXXXX XXXXXXXX		PCNH04 [R/W] 0000000-	PCNL04 [R/W] 000000-0	
000138 <sub>H</sub>	PTMR05 [R] 11111111 11111111		PCSR05 [W] XXXXXXXX XXXXXXXX		PPG 5
00013C <sub>H</sub>	PDUT05 [W] XXXXXXXX XXXXXXXX		PCNH05 [R/W] 0000000-	PCNL05 [R/W] 000000-0	
000140 <sub>H</sub>	PTMR06 [R] 11111111 11111111		PCSR06 [W] XXXXXXXX XXXXXXXX		PPG 6
000144 <sub>H</sub>	PDUT06 [W] XXXXXXXX XXXXXXXX		PCNH06 [R/W] 0000000-	PCNL06 [R/W] 000000-0	
000148 <sub>H</sub>	PTMR07 [R] 11111111 11111111		PCSR07 [W] XXXXXXXX XXXXXXXX		PPG 7
00014C <sub>H</sub>	PDUT07 [W] XXXXXXXX XXXXXXXX		PCNH07 [R/W] 0000000-	PCNL07 [R/W] 000000-0	
000150 <sub>H</sub> to 00017C <sub>H</sub>	Reserved				Reserved
000180 <sub>H</sub>	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	Input Capture 0 to 3
000184 <sub>H</sub>	IPCP0 [R] XXXXXXXX XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXXX		
000188 <sub>H</sub>	IPCP2 [R] XXXXXXXX XXXXXXXX		IPCP3 [R] XXXXXXXX XXXXXXXX		
00018C <sub>H</sub>	OCS01 [R/W] --0--00 0000--00		OCS23 [R/W] --0--00 0000--00		Input Capture 0 to 3
000190 <sub>H</sub>	OCCP0 [R/W] XXXXXXXX XXXXXXXX		OCCP1 [R/W] XXXXXXXX XXXXXXXX		
000194 <sub>H</sub>	OCCP2 [R/W] XXXXXXXX XXXXXXXX		OCCP3 [R/W] XXXXXXXX XXXXXXXX		
000198 <sub>H</sub> , 00019C <sub>H</sub>	Reserved				Reserved
0001A0 <sub>H</sub>	ADERH [R/W] 00000000 00000000		ADERL [R/W] 00000000 00000000		A/D Converter
0001A4 <sub>H</sub>	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 000000XX	ADCR0 [R] XXXXXXXX	
0001A8 <sub>H</sub>	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] ---00000	ADECH [R/W] ---00000	
0001AC <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0001B0 <sub>H</sub>	TMRLR0 [W] XXXXXXXX XXXXXXXX		TMR0 [R] XXXXXXXX XXXXXXXX		Reload Timer 0 (PPG0, PPG1)
0001B4 <sub>H</sub>	Reserved		TMCSRH0 [R/W] --00000	TMCSRL0 [R/W] 0-000000	
0001B8 <sub>H</sub>	TMRLR1 [W] XXXXXXXX XXXXXXXX		TMR1 [R] XXXXXXXX XXXXXXXX		Reload Timer 1 (PPG2, PPG3)
0001BC <sub>H</sub>	Reserved		TMCSRH1 [R/W] --00000	TMCSRL1 [R/W] 0-000000	
0001C0 <sub>H</sub>	TMRLR2 [W] XXXXXXXX XXXXXXXX		TMR2 [R] XXXXXXXX XXXXXXXX		Reload Timer 2 (PPG4, PPG5)
0001C4 <sub>H</sub>	Reserved		TMCSRH2 [R/W] --00000	TMCSRL2 [R/W] 0-000000	
0001C8 <sub>H</sub>	TMRLR3 [W] XXXXXXXX XXXXXXXX		TMR3 [R] XXXXXXXX XXXXXXXX		Reload Timer 3 (PPG6, PPG7)
0001CC <sub>H</sub>	Reserved		TMCSRH3 [R/W] --00000	TMCSRL3 [R/W] 0-000000	
0001D0 <sub>H</sub> to 0001E4 <sub>H</sub>	Reserved				Reserved
0001E8 <sub>H</sub>	TMRLR7 [W] XXXXXXXX XXXXXXXX		TMR7 [R] XXXXXXXX XXXXXXXX		Reload Timer 7 (A/D Converter)
0001EC <sub>H</sub>	Reserved		TMCSRH7 [R/W] --00000	TMCSRL7 [R/W] 0-000000	
0001F0 <sub>H</sub>	TCDT0 [R/W] XXXXXXXX XXXXXXXX		Reserved		Free-run Timer 0 (ICU0, ICU1)
0001F4 <sub>H</sub>	TCDT1 [R/W] XXXXXXXX XXXXXXXX		Reserved		Free-run Timer 1 (ICU2, ICU3)
0001F8 <sub>H</sub>	TCDT2 [R/W] XXXXXXXX XXXXXXXX		Reserved		Free-run Timer 2 (OCU0, OCU1)
0001FC <sub>H</sub>	TCDT3 [R/W] XXXXXXXX XXXXXXXX		Reserved		Free-run Timer 3 (OCU2, OCU3)
000200 <sub>H</sub>	DMACA0 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000204 <sub>H</sub>	DMACB0 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000208 <sub>H</sub>	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020C <sub>H</sub>	DMACB1 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000210 <sub>H</sub>	DMACA2 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAC
000214 <sub>H</sub>	DMACB2 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000218 <sub>H</sub>	DMACA3 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00021C <sub>H</sub>	DMACB3 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000220 <sub>H</sub>	DMACA4 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
000224 <sub>H</sub>	DMACB4 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000228 <sub>H</sub> to 00023C <sub>H</sub>	Reserved				
000240 <sub>H</sub>	DMACR [R/W] 0--00000	Reserved			
000244 <sub>H</sub> to 00027C <sub>H</sub>	Reserved				Reserved
000280 <sub>H</sub>	SCR08 [R/W, W] 00000000	SMR08 [R/W, W] 00000000	SSR08 [R/W, R] 00001000	RDR08/TDR08 [R/W] 00000000	LIN-USART 8
000284 <sub>H</sub>	ESCR08 [R/W] 00000X00	ECCR08 [R/W, R, W] 000000XX	Reserved		
000288 <sub>H</sub> to 0002BC <sub>H</sub>	Reserved				Reserved
0002C0 <sub>H</sub>	BGR108 [R/W] 00000000	BGR008 [R/W] 00000000	Reserved		Baud rate Generator LIN-USART8
0002C4 <sub>H</sub> to 000364 <sub>H</sub>	Reserved				Reserved
000368 <sub>H</sub>	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000	ITBAH2 [R/W] ----00	ITBAL2 [R/W] 00000000	I <sup>2</sup> C 2
00036C <sub>H</sub>	ITMKH2 [R/W] 00----11	ITMKL2 [R/W] 11111111	ISMK2 [R/W] 01111111	ISBA2 [R/W] -0000000	
000370 <sub>H</sub>	Reserved	IDAR2 [R/W] 00000000	ICCR2 [R/W] -0011111	Reserved	

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000374 <sub>H</sub>	IBCR3 [R/W] 00000000	IBSR3 [R] 00000000	ITBAH3 [R/W] -----00	ITBAL3 [R/W] 00000000	I <sup>2</sup> C 3
000378 <sub>H</sub>	ITMKH3 [R/W] 00----11	ITMKL3 [R/W] 11111111	ISMK3 [R/W] 01111111	ISBA3 [R/W] -0000000	
00037C <sub>H</sub>	Reserved	IDAR3 [R/W] 00000000	ICCR3 [R/W] -0011111	Reserved	
000380 <sub>H</sub>	IBCR4 [R/W] 00000000	IBSR4 [R] 00000000	ITBAH4 [R/W] -----00	ITBAL4 [R/W] 00000000	I <sup>2</sup> C 4
000384 <sub>H</sub>	ITMKH4 [R/W] 00----11	ITMKL4 [R/W] 11111111	ISMK4 [R/W] 01111111	ISBA4 [R/W] -0000000	
000388 <sub>H</sub>	Reserved	IDAR4 [R/W] 00000000	ICCR4 [R/W] -0011111	Reserved	
00038C <sub>H</sub>	Reserved				Reserved
000390 <sub>H</sub>	ROMS [R] 11111111 00000000		Reserved		ROM Select Register
000394 <sub>H</sub>	IBCR5 [R/W] 00000000	IBSR5 [R] 00000000	ITBAH5 [R/W] -----00	ITBAL5 [R/W] 00000000	I <sup>2</sup> C 5
000398 <sub>H</sub>	ITMKH5 [R/W] 00----11	ITMKL5 [R/W] 11111111	ISMK5 [R/W] 01111111	ISBA5 [R/W] -0000000	
00039C <sub>H</sub>	Reserved	IDAR5 [R/W] 00000000	ICCR5 [R/W] -0011111	Reserved	
0003A0 <sub>H</sub>	IBCR6 [R/W] 00000000	IBSR6 [R] 00000000	ITBAH6 [R/W] -----00	ITBAL6 [R/W] 00000000	I <sup>2</sup> C 6
0003A4 <sub>H</sub>	ITMKH6 [R/W] 00----11	ITMKL6 [R/W] 11111111	ISMK6 [R/W] 01111111	ISBA6 [R/W] -0000000	
0003A8 <sub>H</sub>	Reserved	IDAR6 [R/W] 00000000	ICCR6 [R/W] -0011111	Reserved	
0003AC <sub>H</sub>	IBCR7 [R/W] 00000000	IBSR7 [R] 00000000	ITBAH7 [R/W] -----00	ITBAL7 [R/W] 00000000	I <sup>2</sup> C 7
0003B0 <sub>H</sub>	ITMKH7 [R/W] 00----11	ITMKL7 [R/W] 11111111	ISMK7 [R/W] 01111111	ISBA7 [R/W] -0000000	
0003B4 <sub>H</sub>	Reserved	IDAR7 [R/W] 00000000	ICCR7 [R/W] -0011111	Reserved	
0003B8 <sub>H</sub> , to 0003C0 <sub>H</sub>	Reserved				Reserved
0003C4 <sub>H</sub>	Reserved			ISIZE [R/W] -----10	I-Cache

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0003C8 <sub>H</sub> to 0003E0 <sub>H</sub>	Reserved				Reserved
0003E4 <sub>H</sub>	Reserved			ICHCR [R/W] 0-000000	I-Cache
0003E8 <sub>H</sub> , 0003EC <sub>H</sub>	Reserved				Reserved
0003F0 <sub>H</sub>	BSD0 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				Bit search
0003F4 <sub>H</sub>	BSD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003F8 <sub>H</sub>	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
0003FC <sub>H</sub>	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
000400 <sub>H</sub> to 00043C <sub>H</sub>	Reserved				Reserved
000440 <sub>H</sub>	ICR00 [R/W] ---11111	ICR01 [R/W] ---11111	ICR02 [R/W] ---11111	ICR03 [R/W] ---11111	Interrupt Control Unit
000444 <sub>H</sub>	ICR04 [R/W] ---11111	ICR05 [R/W] ---11111	ICR06 [R/W] ---11111	ICR07 [R/W] ---11111	
000448 <sub>H</sub>	ICR08 [R/W] ---11111	ICR09 [R/W] ---11111	Reserved	ICR11 [R/W] ---11111	
00044C <sub>H</sub>	ICR12 [R/W] ---11111	ICR13 [R/W] ---11111	Reserved		
000450 <sub>H</sub>	ICR16 [R/W] ---11111	Reserved		ICR19 [R/W] ---11111	
000454 <sub>H</sub>	ICR20 [R/W] ---11111	ICR21 [R/W] ---11111	ICR22 [R/W] ---11111	ICR23 [R/W] ---11111	
000458 <sub>H</sub>	Reserved	ICR25 [R/W] ---11111	ICR26 [R/W] ---11111	ICR27 [R/W] ---11111	
00045C <sub>H</sub>	ICR28 [R/W] ---11111	ICR29 [R/W] ---11111	ICR30 [R/W] ---11111	ICR31 [R/W] ---11111	
000460 <sub>H</sub>	Reserved	ICR33 [R/W] ---11111	Reserved		
000464 <sub>H</sub>	ICR36 [R/W] ---11111	ICR37 [R/W] ---11111	ICR38 [R/W] ---11111	ICR39 [R/W] ---11111	

*(Continued)*



Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000468 <sub>H</sub>	Reserved		ICR42 [R/W] ---11111	ICR43 [R/W] ---11111	Interrupt Control Unit
00046C <sub>H</sub>	Reserved				
000470 <sub>H</sub>	ICR48 [R/W] ---11111	ICR49 [R/W] ---11111	ICR50 [R/W] ---11111	ICR51 [R/W] ---11111	
000474 <sub>H</sub>	Reserved				
000478 <sub>H</sub>	Reserved		ICR58 [R/W] ---11111	ICR59 [R/W] ---11111	
00047C <sub>H</sub>	Reserved	ICR61 [R/W] ---11111	ICR62 [R/W] ---11111	ICR63 [R/W] ---11111	
000480 <sub>H</sub>	RSRR [R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXX-00	CTBR [W] XXXXXXXX	Clock Control Unit
000484 <sub>H</sub>	CLKR [R/W] ----0000	WPR [W] XXXXXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	
000488 <sub>H</sub>	Reserved				
00048C <sub>H</sub>	PLLDIVM [R/W] ----0000	PLLDIVN [R/W] --000000	PLLDIVG [R/W] ----0000	PLLMULG [R/W] 00000000	PLL Clock Gear Unit
000490 <sub>H</sub>	PLLCTRL [R/W] ----0000	Reserved			
000494 <sub>H</sub>	Reserved				Reserved
000498 <sub>H</sub>	PORTEN [R/W] -----00	Reserved			Port Input Enable Control
00049C <sub>H</sub>	Reserved				Reserved
0004A0 <sub>H</sub>	Reserved	WTCER [R/W] -----00	WTCR [R/W] 00000000 000-00-X		Real Time Clock (Watch Timer)
0004A4 <sub>H</sub>	Reserved	WTBR [R/W] ---XXXXX XXXXXXXXXX XXXXXXXXX			
0004A8 <sub>H</sub>	WTHR [R/W] ---00000	WTMR [R/W] --000000	WTSR [R/W] --000000	Reserved	
0004AC <sub>H</sub>	Reserved		CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	Clock Monitor
0004B0 <sub>H</sub>	CUCR [R/W] ----- --0--00		CUTD [R/W] 10000000 00000000		Sub-Oscillation Calibration Unit
0004B4 <sub>H</sub>	CUTR1 [R] ----- 00000000		CUTR2 [R] 00000000 00000000		
0004B8 <sub>H</sub>	CMPR [R/W] --000010 11111101		Reserved	CMCR [R/W] -001--00	Clock Modulator
0004BC <sub>H</sub>	CMT1 [R/W] 00000000 1---0000		CMT2 [R/W] --000000 --000000		
0004C0 <sub>H</sub>	CANPRE [R/W] 00000000	Reserved			CAN Clock Control

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0004C4 <sub>H</sub>	Reserved		HWWDE [R/W] -----00	HWWWD [R/W] 00011000	Hardware-Watchdog
0004C8 <sub>H</sub>	OSCRH [R/W] 000--001	Reserved	WPCRH [R/W] 000--001	Reserved	Main-/Sub-Oscillation Stabilization Timer
0004CC <sub>H</sub>	OSCCR [R/W] -----00	Reserved			Main- Oscillation Standby Control
0004D0 <sub>H</sub>	Reserved				
0004D4 <sub>H</sub>	SHDE [R/W] 0-----	Reserved	EXTE [R/W] 00000000	EXTF [R/W] 00000000	Shutdown control
0004D8 <sub>H</sub>	EXTLV [R/W] 00000000 00000000		Reserved		
0004DC <sub>H</sub> to 0004E4 <sub>H</sub>	Reserved				Reserved
0004E8 <sub>H</sub>	Reserved		MLBCNT [R/W] 000----0	MLBPRES [R/W] --000000	MediaLB Clock Control
0004EC <sub>H</sub> , 0004F0 <sub>H</sub>	Reserved				Reserved
0004F4 <sub>H</sub>	MPLLDIVM [R/W] ----0000	MPLLDIVN [R/W] --000000	MPLLDIVG [R/W] ----0000	MPLLMULG [R/W] 00000000	MediaLB PLL Clock Gear Unit
0004F8 <sub>H</sub>	MPLLCTRL [R/W] ----0000	Reserved			
0004FC <sub>H</sub> to 00063C <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000640 <sub>H</sub>	ASR0 [R/W] 00000000 00000000		ACR0 [R/W] 1111**00 00100000* <sup>1</sup>		External bus Unit
000644 <sub>H</sub>	ASR1 [R/W] XXXXXXXX XXXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXXX		
000648 <sub>H</sub>	ASR2 [R/W] XXXXXXXX XXXXXXXX		ACR2 [R/W] XXXXXXXX XXXXXXXX		
00064C <sub>H</sub>	ASR3 [R/W] XXXXXXXX XXXXXXXX		ACR3 [R/W] XXXXXXXX XXXXXXXX		
000650 <sub>H</sub>	ASR4 [R/W] XXXXXXXX XXXXXXXX		ACR4 [R/W] XXXXXXXX XXXXXXXX		
000654 <sub>H</sub>	ASR5 [R/W] XXXXXXXX XXXXXXXX		ACR5 [R/W] XXXXXXXX XXXXXXXX		
000658 <sub>H</sub>	ASR6 [R/W] XXXXXXXX XXXXXXXX		ACR6 [R/W] XXXXXXXX XXXXXXXX		
00065C <sub>H</sub>	Reserved				
000660 <sub>H</sub>	AWR0 [R/W] 01001111 11111011		AWR1 [R/W] XXXXXXXX XXXXXXXX		
000664 <sub>H</sub>	AWR2 [R/W] XXXXXXXX XXXXXXXX		AWR3 [R/W] XXXXXXXX XXXXXXXX		
000668 <sub>H</sub>	AWR4 [R/W] XXXXXXXX XXXXXXXX		AWR5 [R/W] XXXXXXXX XXXXXXXX		
00066C <sub>H</sub>	AWR6 [R/W] XXXXXXXX XXXXXXXX		Reserved		
000670 <sub>H</sub>	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	Reserved		
000674 <sub>H</sub>	Reserved				
000678 <sub>H</sub>	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	IOWR3 [R/W] XXXXXXXX	
00067C <sub>H</sub>	Reserved				
000680 <sub>H</sub>	CSER [R/W] -0000001	CHER [R/W] -1111111	Reserved	TCR [R/W] 0000**** * <sup>2</sup>	
000684 <sub>H</sub>	RCRH [R/W] 00XXXXXX	RCRL [R/W] XXX0XXX	Reserved		
000688 <sub>H</sub> to 0007F8 <sub>H</sub>	Reserved				
0007FC <sub>H</sub>	Reserved	MODR [W] XXXXXXXX	Reserved		
000800 <sub>H</sub> to 000CFC <sub>H</sub>	Reserved				Reserved

\*1 : ACR0 [11:10] depends on the mode vector fetch information of bus width.

\*2 : TCR [3:0] INIT value = 0000, and keeps the value after RST.

(Continued)

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
000D00 <sub>H</sub>	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	Reserved		Port Data Direct Read Register [R-bus]	
000D04 <sub>H</sub>	Reserved	PDRD05 [R] XXXXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX		
000D08 <sub>H</sub>	PDRD08 [R] XXXX--XX	PDRD09 [R] -XXXXXXXX	PDRD10 [R] -XXXXXXXX	PDRD11 [R] ----XX		
000D0C <sub>H</sub>	Reserved	PDRD13 [R] ----XXX	PDRD14 [R] ---XXXX	PDRD15 [R] XX--XXXX		
000D10 <sub>H</sub>	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXXXXXX	PDRD18 [R] -XXX-XXX	PDRD19 [R] -XXX-XXX		
000D14 <sub>H</sub>	PDRD20 [R] -XXX-XXX	PDRD21 [R] -XXX-XXX	PDRD22 [R] XXXXXXXX	PDRD23 [R] -X-XXXX		
000D18 <sub>H</sub>	PDRD24 [R] XXXXXXXX	Reserved				
000D1C <sub>H</sub>	PDRD28 [R] ---XXXX	PDRD29 [R] XXXXXXXX	Reserved			
000D20 <sub>H</sub>	Reserved			PDRD35 [R] ----XXX		
000D24 <sub>H</sub>	PDRD36 [R] XXX-XX--	Reserved	PDRD38 [R] ----XX	PDRD39 [R] XXXXXXXX		
000D28 <sub>H</sub>	PDRD40 [R] XXXXXXXX	Reserved				
000D2C <sub>H</sub> to 000D3C <sub>H</sub>	Reserved					Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000D40 <sub>H</sub>	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	Reserved		Port Direction Register [R-bus]
000D44 <sub>H</sub>	Reserved	DDR05 [R/W] 00000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000	
000D48 <sub>H</sub>	DDR08 [R/W] 0000--00	DDR09 [R/W] -0000000	DDR10 [R/W] -0000000	DDR11 [R/W] -----00	
000D4C <sub>H</sub>	Reserved	DDR13 [R/W] -----000	DDR14 [R/W] ----0000	DDR15 [R/W] 00--0000	
000D50 <sub>H</sub>	DDR16 [R/W] 00000000	DDR17 [R/W] 00000000	DDR18 [R/W] -000-000	DDR19 [R/W] -000-000	
000D54 <sub>H</sub>	DDR20 [R/W] -000-000	DDR21 [R/W] -000-000	DDR22 [R/W] 00000000	DDR23 [R/W] -0-00000	
000D58 <sub>H</sub>	DDR24 [R/W] 00000000	Reserved			
000D5C <sub>H</sub>	DDR28 [R/W] ----0000	DDR29 [R/W] 00000000	Reserved		
000D60 <sub>H</sub>	Reserved			DDR35 [R/W] -----000	
000D64 <sub>H</sub>	DDR36 [R/W] 000-00--	Reserved	DDR38 [R/W] -----00	DDR39 [R/W] 00000000	
000D68 <sub>H</sub>	DDR40 [R/W] 00000000	Reserved			
000D6C <sub>H</sub> to 000D7C <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000D80 <sub>H</sub>	PFR00 [R/W] 11111111	PFR01 [R/W] 11111111	Reserved		Port Function Register [R-bus]
000D84 <sub>H</sub>	Reserved	PFR05 [R/W] 11111111	PFR06 [R/W] 11111111	PFR07 [R/W] 11111111	
000D88 <sub>H</sub>	PFR08 [R/W] 1111--11	PFR09 [R/W] -1111111	PFR10 [R/W] -1111111	PFR11 [R/W] -----00	
000D8C <sub>H</sub>	Reserved	PFR13 [R/W] ----000	PFR14 [R/W] ----0000	PFR15 [R/W] 00--0000	
000D90 <sub>H</sub>	PFR16 [R/W] 0-----	PFR17 [R/W] 00000000	PFR18 [R/W] -000-000	PFR19 [R/W] -000-000	
000D94 <sub>H</sub>	PFR20 [R/W] -000-000	PFR21 [R/W] -000-000	PFR22 [R/W] 00000000	PFR23 [R/W] -0-00000	
000D98 <sub>H</sub>	PFR24 [R/W] 00000000	Reserved			
000D9C <sub>H</sub>	PFR28 [R/W] ----0000	PFR29 [R/W] 00000000	Reserved		
000DA0 <sub>H</sub>	Reserved			PFR35 [R/W] ----000	
000DA4 <sub>H</sub>	PFR36 [R/W] 000-00--	Reserved	PFR38 [R/W] -----00	PFR39 [R/W] 00000000	
000DA8 <sub>H</sub>	PFR40 [R/W] 00000000	Reserved			
000DAC <sub>H</sub> to 000DBC <sub>H</sub>	Reserved				
000DC0 <sub>H</sub> , 000DC4 <sub>H</sub>	Reserved				Port Expansion Function Register [R-bus]
000DC8 <sub>H</sub>	Reserved		EPFR10 [R/W] --00--0	Reserved	
000DCC <sub>H</sub>	Reserved	EPFR13 [R/W] ----0--	EPFR14 [R/W] ----0000	EPFR15 [R/W] ----0000	
000DD0 <sub>H</sub>	EPFR16 [R/W] 0-----	Reserved	EPFR18 [R/W] -00--00-	EPFR19 [R/W] -0--0--	
000DD4 <sub>H</sub>	EPFR20 [R/W] -0--0--	EPFR21 [R/W] -0--0--	EPFR22 [R/W] ---0-0-	Reserved	
000DD8 <sub>H</sub> , 000DDC <sub>H</sub>	Reserved				
000DE0 <sub>H</sub>	Reserved			EPFR35 [R/W] ----000	
000DE4 <sub>H</sub> to 000DFC <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000E00 <sub>H</sub> to 000E3C <sub>H</sub>	Reserved				Reserved
000E40 <sub>H</sub>	PILR00 [R/W] 00000000	PILR01 [R/W] 00000000	Reserved		Port Input Level Select Register [R-bus]
000E44 <sub>H</sub>	Reserved	PILR05 [R/W] 00000000	PILR06 [R/W] 00000000	PILR07 [R/W] 00000000	
000E48 <sub>H</sub>	PILR08 [R/W] 0000--00	PILR09 [R/W] -0000000	PILR10 [R/W] -0000000	PILR11 [R/W] -----00	
000E4C <sub>H</sub>	Reserved	PILR13 [R/W] ----000	PILR14 [R/W] ----0000	PILR15 [R/W] 00--0000	
000E50 <sub>H</sub>	PILR16 [R/W] 00000000	PILR17 [R/W] 00000000	PILR18 [R/W] -000-000	PILR19 [R/W] -000-000	
000E54 <sub>H</sub>	PILR20 [R/W] -000-000	PILR21 [R/W] -000-000	PILR22 [R/W] 00000000	PILR23 [R/W] -0-00000	
000E58 <sub>H</sub>	PILR24 [R/W] 00000000	Reserved			
000E5C <sub>H</sub>	PILR28 [R/W] ----0000	PILR29 [R/W] 00000000	Reserved		
000E60 <sub>H</sub>	Reserved			PILR35 [R/W] ----000	
000E64 <sub>H</sub>	PILR36 [R/W] 000-00--	Reserved	PILR38 [R/W] -----00	PILR39 [R/W] 00000000	
000E68 <sub>H</sub>	PILR40 [R/W] 00000000	Reserved			
000E6C <sub>H</sub> to 000E7C <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000E80 <sub>H</sub> to 000E88 <sub>H</sub>	Reserved				Port Expansion Input Level Select Register [R-bus]
000E8C <sub>H</sub>	Reserved		EPILR14 [R/W] ----0000	EPILR15 [R/W] ----0000	
000E90 <sub>H</sub>	Reserved	EPILR17 [R/W] ----0000	EPILR18 [R/W] ----000	EPILR19 [R/W] -000-000	
000E94 <sub>H</sub>	EPILR20 [R/W] -000-000	EPILR21 [R/W] -000-000	EPILR22 [R/W] 00000000	EPILR23 [R/W] -0-00000	
000E98 <sub>H</sub>	EPILR24 [R/W] 00000000	Reserved			
000E9C <sub>H</sub> , 000EA0 <sub>H</sub>	Reserved				
000EA4 <sub>H</sub>	EPILR36 [R/W] 000----	Reserved			
000EA8 <sub>H</sub>	EPILR40 [R/W] 00000000	Reserved			
000EAC <sub>H</sub> to 000EBC <sub>H</sub>	Reserved				
000EC0 <sub>H</sub>	PPER00 [R/W] 00000000	PPER01 [R/W] 00000000	Reserved		Port Pull-Up/Down Enable Register [R-bus]
000EC4 <sub>H</sub>	Reserved	PPER05 [R/W] 00000000	PPER06 [R/W] 00000000	PPER07 [R/W] 00000000	
000EC8 <sub>H</sub>	PPER08 [R/W] 0000--00	PPER09 [R/W] -0000000	PPER10 [R/W] -0000000	PPER11 [R/W] -----00	
000ECC <sub>H</sub>	Reserved	PPER13 [R/W] ----000	PPER14 [R/W] ----0000	PPER15 [R/W] 0--0000	
000ED0 <sub>H</sub>	PPER16 [R/W] 00000000	PPER17 [R/W] 00000000	PPER18 [R/W] -000-000	PPER19 [R/W] -000-000	
000ED4 <sub>H</sub>	PPER20 [R/W] -000-000	PPER21 [R/W] -000-000	PPER22 [R/W] 00000000	PPER23 [R/W] -0-00000	
000ED8 <sub>H</sub>	PPER24 [R/W] 00000000	Reserved			
000EDC <sub>H</sub>	PPER28 [R/W] ----0000	PPER29 [R/W] 00000000	Reserved		
000EE0 <sub>H</sub>	Reserved			PPER35 [R/W] -----000	
000EE4 <sub>H</sub>	PPER36 [R/W] 000-00--	Reserved	PPER38 [R/W] -----00	PPER39 [R/W] 00000000	
000EE8 <sub>H</sub>	PPER40 [R/W] 00000000	Reserved			

*(Continued)*



Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
000EEC <sub>H</sub> to 000EFC <sub>H</sub>	Reserved				Reserved
000F00 <sub>H</sub>	PPCR00 [R/W] 11111111	PPCR01 [R/W] 11111111	Reserved		Port Pull-Up/Down Control Register [R-bus]
000F04 <sub>H</sub>	Reserved	PPCR05 [R/W] 11111111	PPCR06 [R/W] 11111111	PPCR07 [R/W] 11111111	
000F08 <sub>H</sub>	PPCR08 [R/W] 1111--11	PPCR09 [R/W] -11111111	PPCR10 [R/W] -11111111	PPCR11 [R/W] -----11	
000F0C <sub>H</sub>	Reserved	PPCR13 [R/W] ----1111	PPCR14 [R/W] ----1111	PPCR15 [R/W] 1---1111	
000F10 <sub>H</sub>	PPCR16 [R/W] 11111111	PPCR17 [R/W] 11111111	PPCR18 [R/W] -111-111	PPCR19 [R/W] -111-111	
000F14 <sub>H</sub>	PPCR20 [R/W] -111-111	PPCR21 [R/W] -111-111	PPCR22 [R/W] 11111111	PPCR23 [R/W] -1-11111	
000F18 <sub>H</sub>	PPCR24 [R/W] 11111111	Reserved			
000F1C <sub>H</sub>	PPCR28 [R/W] ----1111	PPCR29 [R/W] 11111111	Reserved		
000F20 <sub>H</sub>	Reserved			PPCR35 [R/W] ----111	
000F24 <sub>H</sub>	PPCR36 [R/W] 111-11--	Reserved	PPCR38 [R/W] -----11	PPCR39 [R/W] 11111111	
000F28 <sub>H</sub>	PPCR40 [R/W] 11111111	Reserved			
000F20 <sub>H</sub> to 000FFC <sub>H</sub>	Reserved				Reserved

(Continued)

Address	Register				Block	
	+ 0	+ 1	+ 2	+ 3		
001000 <sub>H</sub>	DMASA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				DMAC	
001004 <sub>H</sub>	DMADA0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001008 <sub>H</sub>	DMASA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00100C <sub>H</sub>	DMADA1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001010 <sub>H</sub>	DMASA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001014 <sub>H</sub>	DMADA2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001018 <sub>H</sub>	DMASA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
00101C <sub>H</sub>	DMADA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001020 <sub>H</sub>	DMASA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001024 <sub>H</sub>	DMADA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
001028 <sub>H</sub> to 005FFC <sub>H</sub>	Reserved					Reserved
006000 <sub>H</sub>	DCCR [R/W] 00000000 0----- 00000000					MediaLB
006004 <sub>H</sub>	SSCR [R/W] ----- 00000000					
006008 <sub>H</sub>	SDCR [R/W] 00000000 00000000 00000000 00000000					
00600C <sub>H</sub>	SMCR [R/W] ----- -1100000					
006010 <sub>H</sub> to 006018 <sub>H</sub>	Reserved					
00601C <sub>H</sub>	VCCR [R] ----- 00000001 00000010 00000010					
006020 <sub>H</sub> to 00602C <sub>H</sub>	Reserved					
006030 <sub>H</sub>	CICR [R/W] ----- -0000000 00000000					

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006034 <sub>H</sub> to 00603C <sub>H</sub>	Reserved				MediaLB
006040 <sub>H</sub>	CECR0 [R/W] 0000000- 00000000 00000000 00000000				
006044 <sub>H</sub>	CSCR0 [R/W] 10----- ----0000 00000000 00000000				
006048 <sub>H</sub>	CCBCR0 [R] 00000000 00000000 00000000 00000000				
00604C <sub>H</sub>	CNBCR0 [R/W] 00000000 00000000 00000000 00000000				
006050 <sub>H</sub>	CECR1 [R/W] 0000000- 00000000 00000000 00000000				
006054 <sub>H</sub>	CSCR1 [R/W] 10----- ----0000 00000000 00000000				
006058 <sub>H</sub>	CCBCR1 [R] 00000000 00000000 00000000 00000000				
00605C <sub>H</sub>	CNBCR1 [R/W] 00000000 00000000 00000000 00000000				
006060 <sub>H</sub>	CECR2 [R/W] 0000000- 00000000 00000000 00000000				
006064 <sub>H</sub>	CSCR2 [R/W] 10----- ----0000 00000000 00000000				
006068 <sub>H</sub>	CCBCR2 [R] 00000000 00000000 00000000 00000000				
00606C <sub>H</sub>	CNBCR2 [R/W] 00000000 00000000 00000000 00000000				
006070 <sub>H</sub>	CECR3 [R/W] 0000000- 00000000 00000000 00000000				
006074 <sub>H</sub>	CSCR3 [R/W] 10----- ----0000 00000000 00000000				
006078 <sub>H</sub>	CCBCR3 [R] 00000000 00000000 00000000 00000000				
00607C <sub>H</sub>	CNBCR3 [R/W] 00000000 00000000 00000000 00000000				

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006080 <sub>H</sub>	CECR4 [R/W] 0000000- 00000000 00000000 00000000				MediaLB
006084 <sub>H</sub>	CSCR4 [R/W] 10----- ----0000 00000000 00000000				
006088 <sub>H</sub>	CCBCR4 [R] 00000000 00000000 00000000 00000000				
00608C <sub>H</sub>	CNBCR4 [R/W] 00000000 00000000 00000000 00000000				
006090 <sub>H</sub>	CECR5 [R/W] 0000000- 00000000 00000000 00000000				
006094 <sub>H</sub>	CSCR5 [R/W] 10----- ----0000 00000000 00000000				
006098 <sub>H</sub>	CCBCR5 [R] 00000000 00000000 00000000 00000000				
00609C <sub>H</sub>	CNBCR5 [R/W] 00000000 00000000 00000000 00000000				
0060A0 <sub>H</sub>	CECR6 [R/W] 0000000- 00000000 00000000 00000000				
0060A4 <sub>H</sub>	CSCR6 [R/W] 10----- ----0000 00000000 00000000				
0060A8 <sub>H</sub>	CCBCR6 [R] 00000000 00000000 00000000 00000000				
0060AC <sub>H</sub>	CNBCR6 [R/W] 00000000 00000000 00000000 00000000				
0060B0 <sub>H</sub>	CECR7 [R/W] 0000000- 00000000 00000000 00000000				
0060B4 <sub>H</sub>	CSCR7 [R/W] 10----- ----0000 00000000 00000000				
0060B8 <sub>H</sub>	CCBCR7 [R] 00000000 00000000 00000000 00000000				
0060BC <sub>H</sub>	CNBCR7 [R/W] 00000000 00000000 00000000 00000000				

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0060C0 <sub>H</sub>	CECR8 [R/W] 0000000- 00000000 00000000 00000000				MediaLB
0060C4 <sub>H</sub>	CSCR8 [R/W] 10----- ----0000 00000000 00000000				
0060C8 <sub>H</sub>	CCBCR8 [R] 00000000 00000000 00000000 00000000				
0060CC <sub>H</sub>	CNBCR8 [R/W] 00000000 00000000 00000000 00000000				
0060D0 <sub>H</sub>	CECR9 [R/W] 0000000- 00000000 00000000 00000000				
0060D4 <sub>H</sub>	CSCR9 [R/W] 10----- ----0000 00000000 00000000				
0060D8 <sub>H</sub>	CCBCR9 [R] 00000000 00000000 00000000 00000000				
0060DC <sub>H</sub>	CNBCR9 [R/W] 00000000 00000000 00000000 00000000				
0060E0 <sub>H</sub>	CECR10 [R/W] 0000000- 00000000 00000000 00000000				
0060E4 <sub>H</sub>	CSCR10 [R/W] 10----- ----0000 00000000 00000000				
0060E8 <sub>H</sub>	CCBCR10 [R] 00000000 00000000 00000000 00000000				
0060EC <sub>H</sub>	CNBCR10 [R/W] 00000000 00000000 00000000 00000000				
0060F0 <sub>H</sub>	CECR11 [R/W] 0000000- 00000000 00000000 00000000				
0060F4 <sub>H</sub>	CSCR11 [R/W] 10----- ----0000 00000000 00000000				
0060F8 <sub>H</sub>	CCBCR11 [R] 00000000 00000000 00000000 00000000				
0060FC <sub>H</sub>	CNBCR11 [R/W] 00000000 00000000 00000000 00000000				

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006100 <sub>H</sub>	CECR12 [R/W] 0000000- 00000000 00000000 00000000				MediaLB
006104 <sub>H</sub>	CSCR12 [R/W] 10----- ----0000 00000000 00000000				
006108 <sub>H</sub>	CCBCR12 [R] 00000000 00000000 00000000 00000000				
00610C <sub>H</sub>	CNBCR12 [R/W] 00000000 00000000 00000000 00000000				
006110 <sub>H</sub>	CECR13 [R/W] 0000000- 00000000 00000000 00000000				
006114 <sub>H</sub>	CSCR13 [R/W] 10----- ----0000 00000000 00000000				
006118 <sub>H</sub>	CCBCR13 [R] 00000000 00000000 00000000 00000000				
00611C <sub>H</sub>	CNBCR13 [R/W] 00000000 00000000 00000000 00000000				
006120 <sub>H</sub>	CECR14 [R/W] 0000000- 00000000 00000000 00000000				
006124 <sub>H</sub>	CSCR14 [R/W] 10----- ----0000 00000000 00000000				
006128 <sub>H</sub>	CCBCR14 [R] 00000000 00000000 00000000 00000000				
00612C <sub>H</sub>	CNBCR14 [R/W] 00000000 00000000 00000000 00000000				
006130 <sub>H</sub> to 00627F <sub>H</sub>	Reserved				

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006280 <sub>H</sub>	LCBCR0 [R/W] 00000000 01000000 00000000 00000000				MediaLB
006284 <sub>H</sub>	LCBCR1 [R/W] 00000000 01000000 00000000 00000001				
006288 <sub>H</sub>	LCBCR2 [R/W] 00000000 01000000 00000000 00000010				
00628C <sub>H</sub>	LCBCR3 [R/W] 00000000 01000000 00000000 00000011				
006290 <sub>H</sub>	LCBCR4 [R/W] 00000000 01000000 00000000 00000100				
006294 <sub>H</sub>	LCBCR5 [R/W] 00000000 01000000 00000000 00000101				
006298 <sub>H</sub>	LCBCR6 [R/W] 00000000 01000000 00000000 00000110				
00629C <sub>H</sub>	LCBCR7 [R/W] 00000000 01000000 00000000 00000111				
0062A0 <sub>H</sub>	LCBCR8 [R/W] 00000000 01000000 00000000 00001000				
0062A4 <sub>H</sub>	LCBCR9 [R/W] 00000000 01000000 00000000 00001001				
0062A8 <sub>H</sub>	LCBCR10 [R/W] 00000000 01000000 00000000 00001010				
0062AC <sub>H</sub>	LCBCR11 [R/W] 00000000 01000000 00000000 00001011				
0062B0 <sub>H</sub>	LCBCR12 [R/W] 00000000 01000000 00000000 00001100				
0062B4 <sub>H</sub>	LCBCR13 [R/W] 00000000 01000000 00000000 00001101				
0062B8 <sub>H</sub>	LCBCR14 [R/W] 00000000 01000000 00000000 00001110				
0062BC <sub>H</sub> to 00630F <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006310 <sub>H</sub>	I2SSCR [R/W] 00100000 0---000		I2SRSR [R/W] ----- 00000000		I <sup>2</sup> S 0 to 9
006314 <sub>H</sub>	Reserved				
006318 <sub>H</sub>	I2SSCR0 [R/W] ---0000 0--00000		I2SBT0 [R] ---0000	I2SBCR0 [R/W] ---00000	I <sup>2</sup> S 0
00631C <sub>H</sub>	LTDT0 [R/W] 00000000 00000000		RTDT0 [R/W] 00000000 00000000		
006320 <sub>H</sub>	I2SSCR1 [R/W] ---0000 0--00000		I2SBT1 [R] ---0000	I2SBCR1 [R/W] ---00000	I <sup>2</sup> S 1
006324 <sub>H</sub>	LTDT1 [R/W] 00000000 00000000		RTDT1 [R/W] 00000000 00000000		
006328 <sub>H</sub>	I2SSCR2 [R/W] ---0000 0--00000		I2SBT2 [R] ---0000	I2SBCR2 [R/W] ---00000	I <sup>2</sup> S 2
00632C <sub>H</sub>	LTDT2 [R/W] 00000000 00000000		RTDT2 [R/W] 00000000 00000000		
006330 <sub>H</sub>	I2SSCR3 [R/W] ---0000 0--00000		I2SBT3 [R] ---0000	I2SBCR3 [R/W] ---00000	I <sup>2</sup> S 3
006334 <sub>H</sub>	LTDT3 [R/W] 00000000 00000000		RTDT3 [R/W] 00000000 00000000		
006338 <sub>H</sub>	I2SSCR4 [R/W] ---0000 0--00000		I2SBT4 [R] ---0000	I2SBCR4 [R/W] ---00000	I <sup>2</sup> S 4
00633C <sub>H</sub>	LTDT4 [R/W] 00000000 00000000		RTDT4 [R/W] 00000000 00000000		
006340 <sub>H</sub>	I2SSCR5 [R/W] ---0000 0--00000		I2SBT5 [R] ---0000	I2SBCR5 [R/W] ---00000	I <sup>2</sup> S 5
006344 <sub>H</sub>	LTDT5 [R/W] 00000000 00000000		RTDT5 [R/W] 00000000 00000000		
006348 <sub>H</sub>	I2SSCR6 [R/W] ---0000 0--00000		I2SBT6 [R] ---0000	I2SBCR6 [R/W] ---00000	I <sup>2</sup> S 6
00634C <sub>H</sub>	LTDT6 [R/W] 00000000 00000000		RTDT6 [R/W] 00000000 00000000		
006350 <sub>H</sub>	I2SSCR7 [R/W] ---0000 0--00000		I2SBT7 [R] ---0000	I2SBCR7 [R/W] ---00000	I <sup>2</sup> S 7
006354 <sub>H</sub>	LTDT7 [R/W] 00000000 00000000		RTDT7 [R/W] 00000000 00000000		
006358 <sub>H</sub>	I2SSCR8 [R/W] ---0000 0--00000		I2SBT8 [R] ---0000	I2SBCR8 [R/W] ---00000	I <sup>2</sup> S 8
00635C <sub>H</sub>	LTDT8 [R/W] 00000000 00000000		RTDT8 [R/W] 00000000 00000000		
006360 <sub>H</sub>	I2SSCR9 [R/W] ---0000 0--00000		I2SBT9 [R] ---0000	I2SBCR9 [R/W] ---00000	I <sup>2</sup> S 9
006364 <sub>H</sub>	LTDT9 [R/W] 00000000 00000000		RTDT9 [R/W] 00000000 00000000		

*(Continued)*



Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006368 <sub>H</sub> to 00640C <sub>H</sub>	Reserved				Reserved
006410 <sub>H</sub>	BUFAR0 [R/W] 00000000 00000000 00000000 00000000				MediaLB
006414 <sub>H</sub>	BUFAR1 [R/W] 00000000 00000000 00000000 00000000				
006418 <sub>H</sub>	BUFAR2 [R/W] 00000000 00000000 00000000 00000000				
00641C <sub>H</sub>	BUFAR3 [R/W] 00000000 00000000 00000000 00000000				
006420 <sub>H</sub>	BUFAR4 [R/W] 00000000 00000000 00000000 00000000				
006424 <sub>H</sub>	BUFAR5 [R/W] 00000000 00000000 00000000 00000000				
006428 <sub>H</sub>	BUFAR6 [R/W] 00000000 00000000 00000000 00000000				
00642C <sub>H</sub>	BUFAR7 [R/W] 00000000 00000000 00000000 00000000				
006430 <sub>H</sub>	MSTD [R/W] -00000000 00000000		MBSYNC [R] XXXXXXXX XXXXXXXX		
006434 <sub>H</sub>	BUFAR8 [R/W] 00000000 00000000 00000000 00000000				
006438 <sub>H</sub>	BUFAR9 [R/W] 00000000 00000000 00000000 00000000				
00643C <sub>H</sub>	BUFAR10 [R/W] 00000000 00000000 00000000 00000000				
006440 <sub>H</sub>	BUFAR11 [R/W] 00000000 00000000 00000000 00000000				
006444 <sub>H</sub>	BUFAR12 [R/W] 00000000 00000000 00000000 00000000				
006448 <sub>H</sub>	BUFAR13 [R/W] 00000000 00000000 00000000 00000000				
00644C <sub>H</sub>	BUFAR14 [R/W] 00000000 00000000 00000000 00000000				
006450 <sub>H</sub> to 00649C <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
0064A0 <sub>H</sub>	ASLR [R/W] 00000000 00000000 00000000 00000000				FIFO buffer
0064A4 <sub>H</sub>	BUFDCR [R/W] 00000000 00000000 00000000 00000000				
0064A8 <sub>H</sub>	BUFIER [R/W] 00000000 00000000 -00000000 00000000				
0064AC <sub>H</sub>	BUFSR [R/W] 00000000 00000000 -00000000 00000000				
0064B0 <sub>H</sub>	BUFER [R/W] 00000000 00000000 -00000000 00000000				
0064B4 <sub>H</sub>	BUFRST [R/W] 00000000 00000000 -00000000 00000000				
0064B8 <sub>H</sub> , 0064BC <sub>H</sub>	Reserved				
0064C0 <sub>H</sub>	BUFCT0 [R/W] ----0000 00000000 ----0000 00000000				
0064C4 <sub>H</sub>	BUFCT1 [R/W] ----0000 00000000 ----0000 00000000				
0064C8 <sub>H</sub>	BUFCT2 [R/W] ----0000 00000000 ----0000 00000000				
0064CC <sub>H</sub>	BUFCT3 [R/W] ----0000 00000000 ----0000 00000000				
0064D0 <sub>H</sub>	BUFCT4 [R/W] ----0000 00000000 ----0000 00000000				
0064D4 <sub>H</sub>	BUFCT5 [R/W] ----0000 00000000 ----0000 00000000				
0064D8 <sub>H</sub>	BUFCT6 [R/W] ----0000 00000000 ----0000 00000000				
0064DC <sub>H</sub>	BUFCT7 [R/W] ----0000 00000000 ----0000 00000000				
0064E0 <sub>H</sub> to 0064FC <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006500 <sub>H</sub>	BUF0CR [R/W] 00000000 00000000 000----0 00000000				FIFO buffer
006504 <sub>H</sub>	BUF1CR [R/W] 00000000 00000000 000----0 00000000				
006508 <sub>H</sub>	BUF2CR [R/W] 00000000 00000000 000----0 00000000				
00650C <sub>H</sub>	BUF3CR [R/W] 00000000 00000000 000----0 00000000				
006510 <sub>H</sub>	BUF4CR [R/W] 00000000 00000000 000----0 00000000				
006514 <sub>H</sub>	BUF5CR [R/W] 00000000 00000000 000----0 00000000				
006518 <sub>H</sub>	BUF6CR [R/W] 00000000 00000000 000----0 00000000				
00651C <sub>H</sub>	BUF7CR [R/W] 00000000 00000000 000----0 00000000				
006520 <sub>H</sub>	BUF8CR [R/W] 00000000 00000000 000----0 00000000				
006524 <sub>H</sub>	BUF9CR [R/W] 00000000 00000000 000----0 00000000				
006528 <sub>H</sub>	BUF10CR [R/W] 00000000 00000000 000----0 00000000				
00652C <sub>H</sub>	BUF11CR [R/W] 00000000 00000000 000----0 00000000				
006530 <sub>H</sub>	BUF12CR [R/W] 00000000 00000000 000----0 00000000				
006534 <sub>H</sub>	BUF13CR [R/W] 00000000 00000000 000----0 00000000				
006538 <sub>H</sub>	BUF14CR [R/W] 00000000 00000000 000----0 00000000				
00653C <sub>H</sub> to 00657C <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
006580 <sub>H</sub>	BUF0DTR [R/W] 00000000 00000000 00000000 00000000				FIFO buffer
006584 <sub>H</sub>	BUF1DTR [R/W] 00000000 00000000 00000000 00000000				
006588 <sub>H</sub>	BUF2DTR [R/W] 00000000 00000000 00000000 00000000				
00658C <sub>H</sub>	BUF3DTR [R/W] 00000000 00000000 00000000 00000000				
006590 <sub>H</sub>	BUF4DTR [R/W] 00000000 00000000 00000000 00000000				
006594 <sub>H</sub>	BUF5DTR [R/W] 00000000 00000000 00000000 00000000				
006598 <sub>H</sub>	BUF6DTR [R/W] 00000000 00000000 00000000 00000000				
00659C <sub>H</sub>	BUF7DTR [R/W] 00000000 00000000 00000000 00000000				
0065A0 <sub>H</sub>	BUF8DTR [R/W] 00000000 00000000 00000000 00000000				
0065A4 <sub>H</sub>	BUF9DTR [R/W] 00000000 00000000 00000000 00000000				
0065A8 <sub>H</sub>	BUF10DTR [R/W] 00000000 00000000 00000000 00000000				
0065AC <sub>H</sub>	BUF11DTR [R/W] 00000000 00000000 00000000 00000000				
0065B0 <sub>H</sub>	BUF12DTR [R/W] 00000000 00000000 00000000 00000000				
0065B4 <sub>H</sub>	BUF13DTR [R/W] 00000000 00000000 00000000 00000000				
0065B8 <sub>H</sub>	BUF14DTR [R/W] 00000000 00000000 00000000 00000000				
0065BC <sub>H</sub>	Reserved				Reserved
006600 <sub>H</sub>	MLBINTR [R] -0000-00 00000000 -----00 00000000				MediaLB I <sup>2</sup> S FIFO buffer Interrupt
006604 <sub>H</sub>	BUFINTCH [R] 0---0000		Reserved		
006608 <sub>H</sub>	BUFPRI0001 [R/W] 11101101	BUFPRI0203 [R/W] 11001011	BUFPRI0405 [R/W] 10101001	BUFPRI0607 [R/W] 10000111	
00660C <sub>H</sub>	BUFPRI0809 [R/W] 01100101	BUFPRI1011 [R/W] 01000011	BUFPRI1213 [R/W] 00100001	BUFPRI14 [R/W] 0000----	
006610 <sub>H</sub> to 0067FC <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
007000 <sub>H</sub>	FMCS [R/W] 01101000	FMCR [R/W] ---00000	FCHCR [R/W] -----00 10000011		Flash Memory/ Cache Control Register
007004 <sub>H</sub>	FMWT [R/W] 11111111 01011101		FMWT2 [R/W] -101----	FMP5 [R/W] -----000	
007008 <sub>H</sub>	FMAC [R] 00000000 00000000 00000000 00000000				
00700C <sub>H</sub>	FCHA0 [R/W] ----- -00000000 00000000 00000000				I-Cache Non-cacheable area setting Register
007010 <sub>H</sub>	FCHA1 [R/W] ----- -00000000 00000000 00000000				
007014 <sub>H</sub> to 00AFFC <sub>H</sub>	Reserved				Reserved
00B000 <sub>H</sub> to 00BFFC <sub>H</sub>	Boot ROM area				Boot ROM 4Kbytes
00C000 <sub>H</sub>	CTRLR0 [R/W] 00000000 00000001		STATR0 [R/W] 00000000 00000000		CAN0 Control Register
00C004 <sub>H</sub>	ERRCNT0 [R] 00000000 00000000		BTR0 [R/W] 00100011 00000001		
00C008 <sub>H</sub>	INTR0 [R] 00000000 00000000		TESTR0 [R/W] 00000000 X0000000		
00C00C <sub>H</sub>	BRPE0 [R/W] 00000000 00000000		CBSYNC0 [R] XXXXXXXX XXXXXXXX		
00C010 <sub>H</sub>	IF1CREQ0 [R/W] 00000000 00000001		IF1CMSK0 [R/W] 00000000 00000000		CAN0 IF 1 Register
00C014 <sub>H</sub>	IF1MSK20 [R/W] 11111111 11111111		IF1MSK10 [R/W] 11111111 11111111		
00C018 <sub>H</sub>	IF1ARB20 [R/W] 00000000 00000000		IF1ARB10 [R/W] 00000000 00000000		
00C01C <sub>H</sub>	IF1MCTR0 [R/W] 00000000 00000000		Reserved		
00C020 <sub>H</sub>	IF1DTA10 [R/W] 00000000 00000000		IF1DTA20 [R/W] 00000000 00000000		
00C024 <sub>H</sub>	IF1DTB10 [R/W] 00000000 00000000		IF1DTB20 [R/W] 00000000 00000000		
00C028 <sub>H</sub> , 00C02C <sub>H</sub>	Reserved				
00C030 <sub>H</sub>	IF1DTA20 [R/W] 00000000 00000000		IF1DTA10 [R/W] 00000000 00000000		
00C034 <sub>H</sub>	IF1DTB20 [R/W] 00000000 00000000		IF1DTB10 [R/W] 00000000 00000000		
00C038 <sub>H</sub> , 00C03C <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C040 <sub>H</sub>	IF2CREQ0 [R/W] 00000000 00000001		IF2CMSK0 [R/W] 00000000 00000000		CAN0 IF 2 Register
00C044 <sub>H</sub>	IF2MSK20 [R/W] 11111111 11111111		IF2MSK10 [R/W] 11111111 11111111		
00C048 <sub>H</sub>	IF2ARB20 [R/W] 00000000 00000000		IF2ARB10 [R/W] 00000000 00000000		
00C04C <sub>H</sub>	IF2MCTR0 [R/W] 00000000 00000000		Reserved		
00C050 <sub>H</sub>	IF2DTA10 [R/W] 00000000 00000000		IF2DTA20 [R/W] 00000000 00000000		
00C054 <sub>H</sub>	IF2DTB10 [R/W] 00000000 00000000		IF2DTB20 [R/W] 00000000 00000000		
00C058 <sub>H</sub> , 00C05C <sub>H</sub>	Reserved				
00C060 <sub>H</sub>	IF2DTA20 [R/W] 00000000 00000000		IF2DTA10 [R/W] 00000000 00000000		
00C064 <sub>H</sub>	IF2DTB20 [R/W] 00000000 00000000		IF2DTB10 [R/W] 00000000 00000000		
00C068 <sub>H</sub> to 00C07C <sub>H</sub>	Reserved				
00C080 <sub>H</sub>	TREQR20 [R] 00000000 00000000		TREQR10 [R] 00000000 00000000		CAN0 Status Flags
00C084 <sub>H</sub> to 00C08C <sub>H</sub>	Reserved				
00C090 <sub>H</sub>	NEWDT20 [R] 00000000 00000000		NEWDT10 [R] 00000000 00000000		
00C094 <sub>H</sub> to 00C09C <sub>H</sub>	Reserved				
00C0A0 <sub>H</sub>	INTPND20 [R] 00000000 00000000		INTPND10 [R] 00000000 00000000		
00C0A4 <sub>H</sub> to 00C0AC <sub>H</sub>	Reserved				
00C0B0 <sub>H</sub>	MSGVAL20 [R] 00000000 00000000		MSGVAL10 [R] 00000000 00000000		
00C0B4 <sub>H</sub> to 00C0FC <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C100 <sub>H</sub>	CTRLR1 [R/W] 00000000 00000001		STATR1 [R/W] 00000000 00000000		CAN1 Control Register
00C104 <sub>H</sub>	ERRCNT1 [R] 00000000 00000000		BTR1 [R/W] 00100011 00000001		
00C108 <sub>H</sub>	INTR1 [R] 00000000 00000000		TESTR1 [R/W] 00000000 X0000000		
00C10C <sub>H</sub>	BRPE1 [R/W] 00000000 00000000		CBSYNC1 [R] XXXXXXXX XXXXXXXX		
00C110 <sub>H</sub>	IF1CREQ1 [R/W] 00000000 00000001		IF1CMSK1 [R/W] 00000000 00000000		CAN1 IF 1 Register
00C114 <sub>H</sub>	IF1MSK21 [R/W] 11111111 11111111		IF1MSK11 [R/W] 11111111 11111111		
00C118 <sub>H</sub>	IF1ARB21 [R/W] 00000000 00000000		IF1ARB11 [R/W] 00000000 00000000		
00C11C <sub>H</sub>	IF1MCTR1 [R/W] 00000000 00000000		Reserved		
00C120 <sub>H</sub>	IF1DTA11 [R/W] 00000000 00000000		IF1DTA21 [R/W] 00000000 00000000		
00C124 <sub>H</sub>	IF1DTB11 [R/W] 00000000 00000000		IF1DTB21 [R/W] 00000000 00000000		
00C128 <sub>H</sub> , 00C12C <sub>H</sub>	Reserved				
00C130 <sub>H</sub>	IF1DTA21 [R/W] 00000000 00000000		IF1DTA11 [R/W] 00000000 00000000		
00C134 <sub>H</sub>	IF1DTB21 [R/W] 00000000 00000000		IF1DTB11 [R/W] 00000000 00000000		
00C138 <sub>H</sub> , 00C13C <sub>H</sub>	Reserved				

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C140 <sub>H</sub>	IF2CREQ1 [R/W] 00000000 00000001		IF2CMSK1 [R/W] 00000000 00000000		CAN1 IF 2 Register
00C144 <sub>H</sub>	IF2MSK21 [R/W] 11111111 11111111		IF2MSK11 [R/W] 11111111 11111111		
00C148 <sub>H</sub>	IF2ARB21 [R/W] 00000000 00000000		IF2ARB11 [R/W] 00000000 00000000		
00C14C <sub>H</sub>	IF2MCTR1 [R/W] 00000000 00000000		Reserved		
00C150 <sub>H</sub>	IF2DTA11 [R/W] 00000000 00000000		IF2DTA21 [R/W] 00000000 00000000		
00C154 <sub>H</sub>	IF2DTB11 [R/W] 00000000 00000000		IF2DTB21 [R/W] 00000000 00000000		
00C158 <sub>H</sub> , 00C15C <sub>H</sub>	Reserved				
00C160 <sub>H</sub>	IF2DTA21 [R/W] 00000000 00000000		IF2DTA11 [R/W] 00000000 00000000		
00C164 <sub>H</sub>	IF2DTB21 [R/W] 00000000 00000000		IF2DTB11 [R/W] 00000000 00000000		
00C168 <sub>H</sub> to 00C17C <sub>H</sub>	Reserved				
00C180 <sub>H</sub>	TREQR21 [R] 00000000 00000000		TREQR11 [R] 00000000 00000000		CAN1 Status Flags
00C184 <sub>H</sub>	TREQR41 [R] 00000000 00000000		TREQR31 [R] 00000000 00000000		
00C188 <sub>H</sub> , 00C18C <sub>H</sub>	Reserved				
00C190 <sub>H</sub>	NEWDT21 [R] 00000000 00000000		NEWDT11 [R] 00000000 00000000		
00C194 <sub>H</sub>	NEWDT41 [R] 00000000 00000000		NEWDT31 [R] 00000000 00000000		
00C198 <sub>H</sub> , 00C19C <sub>H</sub>	Reserved				
00C1A0 <sub>H</sub>	INTPND21 [R] 00000000 00000000		INTPND11 [R] 00000000 00000000		
00C1A4 <sub>H</sub>	INTPND41 [R] 00000000 00000000		INTPND31 [R] 00000000 00000000		
00C1A8 <sub>H</sub> , 00C1AC <sub>H</sub>	Reserved				
00C1B0 <sub>H</sub>	MSGVAL21 [R] 00000000 00000000		MSGVAL11 [R] 00000000 00000000		
00C1B4 <sub>H</sub>	MSGVAL41 [R] 00000000 00000000		MSGVAL31 [R] 00000000 00000000		

*(Continued)*



Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00C1B8 <sub>H</sub> to 00C1FC <sub>H</sub>	Reserved				CAN1 Status Flags
00C200 <sub>H</sub> to 00EFC <sub>H</sub>	Reserved				Reserved
00F00 <sub>H</sub>	BCTRL [R/W] ----- 1111100 00000000				EDSU / MPU
00F004 <sub>H</sub>	BSTAT [R/W] ----- 000 00000000 10--0000				
00F008 <sub>H</sub>	BIAC [R] ----- 00000000 00000000				
00F00C <sub>H</sub>	BOAC [R] ----- 00000000 00000000				
00F010 <sub>H</sub>	BIRQ [R/W] ----- 00000000 00000000				
00F014 <sub>H</sub> to 00F01C <sub>H</sub>	Reserved				
00F020 <sub>H</sub>	BCR0 [R/W] ----- 00000000 00000000 00000000				
00F024 <sub>H</sub>	BCR1 [R/W] ----- 00000000 00000000 00000000				
00F028 <sub>H</sub>	BCR2 [R/W] ----- 00000000 00000000 00000000				
00F02C <sub>H</sub>	BCR3 [R/W] ----- 00000000 00000000 00000000				
00F030 <sub>H</sub> to 00F07C <sub>H</sub>	Reserved				

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00F080 <sub>H</sub>	BAD0 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EDSU / MPU
00F084 <sub>H</sub>	BAD1 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F088 <sub>H</sub>	BAD2 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F08C <sub>H</sub>	BAD3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F090 <sub>H</sub>	BAD4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F094 <sub>H</sub>	BAD5 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F098 <sub>H</sub>	BAD6 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F09C <sub>H</sub>	BAD7 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0A0 <sub>H</sub>	BAD8 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0A4 <sub>H</sub>	BAD9 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0A8 <sub>H</sub>	BAD10 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0AC <sub>H</sub>	BAD11 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0B0 <sub>H</sub>	BAD12 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0B4 <sub>H</sub>	BAD13 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0B8 <sub>H</sub>	BAD14 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0BC <sub>H</sub>	BAD15 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				
00F0C0 <sub>H</sub> to 00FFFC <sub>H</sub>	Reserved				Reserved

*(Continued)*

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
00010000 <sub>H</sub> to 000107FC <sub>H</sub>	TAG RAM (way1)				
00010800 <sub>H</sub> to 00013FFC <sub>H</sub>	Reserved				Reserved
00014000 <sub>H</sub> to 000147FC <sub>H</sub>	TAG RAM (way2)				
00014800 <sub>H</sub> to 00017FFC <sub>H</sub>	Reserved				Reserved
00018000 <sub>H</sub> to 000187FC <sub>H</sub>	CACHE RAM (way1) / I-RAM (2 Kbytes)				
00018800 <sub>H</sub> to 0001BFFC <sub>H</sub>	Reserved				Reserved
0001C000 <sub>H</sub> to 0001C7FC <sub>H</sub>	CACHE RAM (way2) / I-RAM (2 Kbytes)				
0001C800 <sub>H</sub> to 0001FFFC <sub>H</sub>	Reserved				Reserved
020000 <sub>H</sub> to 027FFC <sub>H</sub>	Reserved				RAM (64 Kbytes)
024000 <sub>H</sub> to 02BFFC <sub>H</sub>	D-RAM area (32 Kbytes) (It is not possible to use instruction access, data access is 1 wait cycle)				
02C000 <sub>H</sub> to 02FFFC <sub>H</sub>	D-RAM area (16 Kbytes) (It is not possible to use instruction access, data access is 0 wait cycle)				
030000 <sub>H</sub> to 033FFC <sub>H</sub>	I/D-RAM area (16 Kbytes) (instruction access is 0 wait cycles, data access is 1 wait cycle)				
034000 <sub>H</sub> to 03FFFC <sub>H</sub>	Reserved				

*(Continued)*

(Continued)

Address	Register				Block
	+ 0	+ 1	+ 2	+ 3	
040000 <sub>H</sub> to 05FFFC <sub>H</sub>	ROMS00 area (128 Kbytes)				Flash (1088 Kbytes)
060000 <sub>H</sub> to 07FFFC <sub>H</sub>	ROMS01 area (128 Kbytes)				
080000 <sub>H</sub> to 09FFFC <sub>H</sub>	ROMS02 area (128 Kbytes)				
0A0000 <sub>H</sub> to 0BFFFC <sub>H</sub>	ROMS03 area (128 Kbytes)				
0C0000 <sub>H</sub> to 0DFFFC <sub>H</sub>	ROMS04 area (128 Kbytes)				
0E0000 <sub>H</sub> to 0FFFFC <sub>H</sub>	ROMS05 area (128 Kbytes) Mode Vector:0FFFF8 <sub>H</sub> Reset Vector:0FFFFC <sub>H</sub>				
100000 <sub>H</sub> to 13FFFC <sub>H</sub>	ROMS06 area (256 Kbytes)				
140000 <sub>H</sub> to 14FFFC <sub>H</sub>	ROMS07 area (64 Kbytes)				
150000 <sub>H</sub> to 17FFFC <sub>H</sub>	Reserved				

Note: It is not allowed to write into 0FFFF8<sub>H</sub> and 0FFFFC<sub>H</sub>. When these addresses are read, values shown above will be read.

**12. Interrupt Vector Table**

Interrupt	Interrupt number		Interrupt level* <sup>1</sup>		Interrupt vector* <sup>2</sup>		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reset	0	0 <sub>H</sub>	—	—	3FC <sub>H</sub>	000FFFFC <sub>H</sub>	
Mode vector	1	1 <sub>H</sub>	—	—	3F8 <sub>H</sub>	000FFFF8 <sub>H</sub>	
System reserved	2	2 <sub>H</sub>	—	—	3F4 <sub>H</sub>	000FFFF4 <sub>H</sub>	
System reserved	3	3 <sub>H</sub>	—	—	3F0 <sub>H</sub>	000FFFF0 <sub>H</sub>	
System reserved	4	4 <sub>H</sub>	—	—	3EC <sub>H</sub>	000FFFE <sub>C</sub>	
CPU supervisor mode (INT #5 instruction)* <sup>6</sup>	5	5 <sub>H</sub>	—	—	3E8 <sub>H</sub>	000FFFE8 <sub>H</sub>	
Memory Protection exception	6	6 <sub>H</sub>	—	—	3E4 <sub>H</sub>	000FFFE4 <sub>H</sub>	
Co-processor fault trap* <sup>5</sup>	7	7 <sub>H</sub>	—	—	3E0 <sub>H</sub>	000FFFE0 <sub>H</sub>	
Co-processor error trap* <sup>5</sup>	8	8 <sub>H</sub>	—	—	3DC <sub>H</sub>	000FFFD <sub>C</sub>	
INTE instruction* <sup>5</sup>	9	9 <sub>H</sub>	—	—	3D8 <sub>HH</sub>	000FFFD8 <sub>H</sub>	
Instruction break exception* <sup>5</sup>	10	0A <sub>H</sub>	—	—	3D4 <sub>H</sub>	000FFFD4 <sub>H</sub>	
Operand break trap* <sup>5</sup>	11	0B <sub>H</sub>	—	—	3D0 <sub>H</sub>	000FFFD0 <sub>H</sub>	
Step trace trap* <sup>5</sup>	12	0C <sub>H</sub>	—	—	3CC <sub>H</sub>	000FFFC <sub>C</sub>	
NMI request (tool) * <sup>5</sup>	13	0D <sub>H</sub>	—	—	3C8 <sub>H</sub>	000FFFC8 <sub>H</sub>	
Undefined instruction exception	14	0E <sub>H</sub>	—	—	3C4 <sub>H</sub>	000FFFC4 <sub>H</sub>	
NMI request	15	0F <sub>H</sub>	F <sub>H</sub> fixed		3C0 <sub>H</sub>	000FFFC0 <sub>H</sub>	
External Interrupt 0	16	10 <sub>H</sub>	ICR00	440 <sub>H</sub>	3BC <sub>H</sub>	000FFFB <sub>C</sub>	0, 16
External Interrupt 1	17	11 <sub>H</sub>			3B8 <sub>H</sub>	000FFFB8 <sub>H</sub>	1, 17
External Interrupt 2	18	12 <sub>H</sub>	ICR01	441 <sub>H</sub>	3B4 <sub>H</sub>	000FFFB4 <sub>H</sub>	2, 18
External Interrupt 3	19	13 <sub>H</sub>			3B0 <sub>H</sub>	000FFFB0 <sub>H</sub>	3, 19
External Interrupt 4	20	14 <sub>H</sub>	ICR02	442 <sub>H</sub>	3AC <sub>H</sub>	000FFFA <sub>C</sub>	20
External Interrupt 5	21	15 <sub>H</sub>			3A8 <sub>H</sub>	000FFFA8 <sub>H</sub>	21
External Interrupt 6	22	16 <sub>H</sub>	ICR03	443 <sub>H</sub>	3A4 <sub>H</sub>	000FFFA4 <sub>H</sub>	22
External Interrupt 7	23	17 <sub>H</sub>			3A0 <sub>H</sub>	000FFFA0 <sub>H</sub>	23
External Interrupt 8	24	18 <sub>H</sub>	ICR04	444 <sub>H</sub>	39C <sub>H</sub>	000FFF9 <sub>C</sub>	
External Interrupt 9	25	19 <sub>H</sub>			398 <sub>H</sub>	000FFF98 <sub>H</sub>	
External Interrupt 10	26	1A <sub>H</sub>	ICR05	445 <sub>H</sub>	394 <sub>H</sub>	000FFF94 <sub>H</sub>	
External Interrupt 11	27	1B <sub>H</sub>			390 <sub>H</sub>	000FFF90 <sub>H</sub>	
External Interrupt 12	28	1C <sub>H</sub>	ICR06	446 <sub>H</sub>	38C <sub>H</sub>	000FFF8 <sub>C</sub>	
External Interrupt 13	29	1D <sub>H</sub>			388 <sub>H</sub>	000FFF88 <sub>H</sub>	
External Interrupt 14	30	1E <sub>H</sub>	ICR07	447 <sub>H</sub>	384 <sub>H</sub>	000FFF84 <sub>H</sub>	
External Interrupt 15	31	1F <sub>H</sub>			380 <sub>H</sub>	000FFF80 <sub>H</sub>	

*(Continued)*

Interrupt	Interrupt number		Interrupt level*1		Interrupt vector*2		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reload Timer 0	32	20 <sub>H</sub>	ICR08	448 <sub>H</sub>	37C <sub>H</sub>	000FFF7C <sub>H</sub>	4, 32
Reload Timer 1	33	21 <sub>H</sub>			378 <sub>H</sub>	000FFF78 <sub>H</sub>	5, 33
Reload Timer 2	34	22 <sub>H</sub>	ICR09	449 <sub>H</sub>	374 <sub>H</sub>	000FFF74 <sub>H</sub>	34
Reload Timer 3	35	23 <sub>H</sub>			370 <sub>H</sub>	000FFF70 <sub>H</sub>	35
Reserved	36	24 <sub>H</sub>	ICR10	44A <sub>H</sub>	36C <sub>H</sub>	000FFF6C <sub>H</sub>	
Reserved	37	25 <sub>H</sub>			368 <sub>H</sub>	000FFF68 <sub>H</sub>	
Reserved	38	26 <sub>H</sub>	ICR11	44B <sub>H</sub>	364 <sub>H</sub>	000FFF64 <sub>H</sub>	
Reload Timer 7	39	27 <sub>H</sub>			360 <sub>H</sub>	000FFF60 <sub>H</sub>	
Free Run Timer 0	40	28 <sub>H</sub>	ICR12	44C <sub>H</sub>	35C <sub>H</sub>	000FFF5C <sub>H</sub>	40
Free Run Timer 1	41	29 <sub>H</sub>			358 <sub>H</sub>	000FFF58 <sub>H</sub>	41
Free Run Timer 2	42	2A <sub>H</sub>	ICR13	44D <sub>H</sub>	354 <sub>H</sub>	000FFF54 <sub>H</sub>	42
Free Run Timer 3	43	2B <sub>H</sub>			350 <sub>H</sub>	000FFF50 <sub>H</sub>	43
Reserved	44	2C <sub>H</sub>	ICR14	44E <sub>H</sub>	34C <sub>H</sub>	000FFF4C <sub>H</sub>	
Reserved	45	2D <sub>H</sub>			348 <sub>H</sub>	000FFF48 <sub>H</sub>	
Reserved	46	2E <sub>H</sub>	ICR15	44F <sub>H</sub>	344 <sub>H</sub>	000FFF44 <sub>H</sub>	
Reserved	47	2F <sub>H</sub>			340 <sub>H</sub>	000FFF40 <sub>H</sub>	
CAN 0	48	30 <sub>H</sub>	ICR16	450 <sub>H</sub>	33C <sub>H</sub>	000FFF3C <sub>H</sub>	
CAN 1	49	31 <sub>H</sub>			338 <sub>H</sub>	000FFF38 <sub>H</sub>	
Reserved	50	32 <sub>H</sub>	ICR17	451 <sub>H</sub>	334 <sub>H</sub>	000FFF34 <sub>H</sub>	
Reserved	51	33 <sub>H</sub>			330 <sub>H</sub>	000FFF30 <sub>H</sub>	
Reserved	52	34 <sub>H</sub>	ICR18	452 <sub>H</sub>	32C <sub>H</sub>	000FFF2C <sub>H</sub>	
Reserved	53	35 <sub>H</sub>			328 <sub>H</sub>	000FFF28 <sub>H</sub>	
LIN-USART0 RX	54	36 <sub>H</sub>	ICR19	453 <sub>H</sub>	324 <sub>H</sub>	000FFF24 <sub>H</sub>	6, 48
LIN-USART0 TX	55	37 <sub>H</sub>			320 <sub>H</sub>	000FFF20 <sub>H</sub>	7, 49
LIN-USART1 RX	56	38 <sub>H</sub>	ICR20	454 <sub>H</sub>	31C <sub>H</sub>	000FFF1C <sub>H</sub>	8, 50
LIN-USART1 TX	57	39 <sub>H</sub>			318 <sub>H</sub>	000FFF18 <sub>H</sub>	9, 51
LIN-USART2 RX	58	3A <sub>H</sub>	ICR21	455 <sub>H</sub>	314 <sub>H</sub>	000FFF14 <sub>H</sub>	52
LIN-USART2 TX	59	3B <sub>H</sub>			310 <sub>H</sub>	000FFF10 <sub>H</sub>	53
LIN-USART3 RX	60	3C <sub>H</sub>	ICR22	456 <sub>H</sub>	30C <sub>H</sub>	000FFF0C <sub>H</sub>	54
LIN-USART3 TX	61	3D <sub>H</sub>			308 <sub>H</sub>	000FFF08 <sub>H</sub>	55
System reserved	62	3E <sub>H</sub>	ICR23*4	457 <sub>H</sub>	304 <sub>H</sub>	000FFF04 <sub>H</sub>	
Delayed Interrupt	63	3F <sub>H</sub>			300 <sub>H</sub>	000FFF00 <sub>H</sub>	

*(Continued)*

Interrupt	Interrupt number		Interrupt level*1		Interrupt vector*2		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
System reserved *3	64	40 <sub>H</sub>	(ICR24)	(458 <sub>H</sub> )	2FC <sub>H</sub>	000FFEFC <sub>H</sub>	
System reserved *3	65	41 <sub>H</sub>			2F8 <sub>H</sub>	000FFE8 <sub>H</sub>	
LIN-USART (FIFO) 4 RX	66	42 <sub>H</sub>	ICR25	459 <sub>H</sub>	2F4 <sub>H</sub>	000FFE4 <sub>H</sub>	10, 56
LIN-USART (FIFO) 4 TX	67	43 <sub>H</sub>			2F0 <sub>H</sub>	000FEF0 <sub>H</sub>	11, 57
LIN-USART (FIFO) 5 RX	68	44 <sub>H</sub>	ICR26	45A <sub>H</sub>	2EC <sub>H</sub>	000FEEC <sub>H</sub>	12, 58
LIN-USART (FIFO) 5 TX	69	45 <sub>H</sub>			2E8 <sub>H</sub>	000FEE8 <sub>H</sub>	13, 59
LIN-USART (FIFO) 6 RX	70	46 <sub>H</sub>	ICR27	45B <sub>H</sub>	2E4 <sub>H</sub>	000FEE4 <sub>H</sub>	60
LIN-USART (FIFO) 6 TX	71	47 <sub>H</sub>			2E0 <sub>H</sub>	000FEE0 <sub>H</sub>	61
LIN-USART (FIFO) 7 RX	72	48 <sub>H</sub>	ICR28	45C <sub>H</sub>	2DC <sub>H</sub>	000FFEDC <sub>H</sub>	62
LIN-USART (FIFO) 7 TX	73	49 <sub>H</sub>			2D8 <sub>H</sub>	000FFED8 <sub>H</sub>	63
I <sup>2</sup> C 0 / I <sup>2</sup> C 2	74	4A <sub>H</sub>	ICR29	45D <sub>H</sub>	2D4 <sub>H</sub>	000FFED4 <sub>H</sub>	
I <sup>2</sup> C 1 / I <sup>2</sup> C 3	75	4B <sub>H</sub>			2D0 <sub>H</sub>	000FFED0 <sub>H</sub>	
LIN-USART (LIN) 8 RX	76	4C <sub>H</sub>	ICR30	45E <sub>H</sub>	2CC <sub>H</sub>	000FFEC <sub>H</sub>	64
LIN-USART (LIN) 8 TX	77	4D <sub>H</sub>			2C8 <sub>H</sub>	000FFEC8 <sub>H</sub>	65
I <sup>2</sup> C 4 / I <sup>2</sup> C 6	78	4E <sub>H</sub>	ICR31	45F <sub>H</sub>	2C4 <sub>H</sub>	000FFEC4 <sub>H</sub>	
I <sup>2</sup> C 5 / I <sup>2</sup> C 7	79	4F <sub>H</sub>			2C0 <sub>H</sub>	000FFEC0 <sub>H</sub>	
Reserved	80	50 <sub>H</sub>	ICR32	460 <sub>H</sub>	2BC <sub>H</sub>	000FEBC <sub>H</sub>	
Reserved	81	51 <sub>H</sub>			2B8 <sub>H</sub>	000FE8 <sub>H</sub>	
FIFO buffer	82	52 <sub>H</sub>	ICR33	461 <sub>H</sub>	2B4 <sub>H</sub>	000FE4 <sub>H</sub>	
Reserved	83	53 <sub>H</sub>			2B0 <sub>H</sub>	000FE0 <sub>H</sub>	
Reserved	84	54 <sub>H</sub>	ICR34	462 <sub>H</sub>	2AC <sub>H</sub>	000FEAC <sub>H</sub>	
Reserved	85	55 <sub>H</sub>			2A8 <sub>H</sub>	000FEA8 <sub>H</sub>	
Reserved	86	56 <sub>H</sub>	ICR35	463 <sub>H</sub>	2A4 <sub>H</sub>	000FEA4 <sub>H</sub>	
Reserved	87	57 <sub>H</sub>			2A0 <sub>H</sub>	000FEA0 <sub>H</sub>	
MediaLB	88	58 <sub>H</sub>	ICR36	464 <sub>H</sub>	29C <sub>H</sub>	000FE9C <sub>H</sub>	
I <sup>2</sup> S ERROR	89	59 <sub>H</sub>			298 <sub>H</sub>	000FE98 <sub>H</sub>	
I <sup>2</sup> S EVEN	90	5A <sub>H</sub>	ICR37	465 <sub>H</sub>	294 <sub>H</sub>	000FE94 <sub>H</sub>	125
I <sup>2</sup> S ODD	91	5B <sub>H</sub>			290 <sub>H</sub>	000FE90 <sub>H</sub>	126
Input Capture 0	92	5C <sub>H</sub>	ICR38	466 <sub>H</sub>	28C <sub>H</sub>	000FE8C <sub>H</sub>	80
Input Capture 1	93	5D <sub>H</sub>			288 <sub>H</sub>	000FE88 <sub>H</sub>	81
Input Capture 2	94	5E <sub>H</sub>	ICR39	467 <sub>H</sub>	284 <sub>H</sub>	000FE84 <sub>H</sub>	82
Input Capture 3	95	5F <sub>H</sub>			280 <sub>H</sub>	000FE80 <sub>H</sub>	83

(Continued)

Interrupt	Interrupt number		Interrupt level*1		Interrupt vector*2		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reserved	96	60 <sub>H</sub>	ICR40	468 <sub>H</sub>	27C <sub>H</sub>	000FFE7C <sub>H</sub>	
Reserved	97	61 <sub>H</sub>			278 <sub>H</sub>	000FFE78 <sub>H</sub>	
Reserved	98	62 <sub>H</sub>	ICR41	469 <sub>H</sub>	274 <sub>H</sub>	000FFE74 <sub>H</sub>	
Reserved	99	63 <sub>H</sub>			270 <sub>H</sub>	000FFE70 <sub>H</sub>	
Output Compare 0	100	64 <sub>H</sub>	ICR42	46A <sub>H</sub>	26C <sub>H</sub>	000FFE6C <sub>H</sub>	88
Output Compare 1	101	65 <sub>H</sub>			268 <sub>H</sub>	000FFE68 <sub>H</sub>	89
Output Compare 2	102	66 <sub>H</sub>	ICR43	46B <sub>H</sub>	264 <sub>H</sub>	000FFE64 <sub>H</sub>	90
Output Compare 3	103	67 <sub>H</sub>			260 <sub>H</sub>	000FFE60 <sub>H</sub>	91
Reserved	104	68 <sub>H</sub>	ICR44	46C <sub>H</sub>	25C <sub>H</sub>	000FFE5C <sub>H</sub>	
Reserved	105	69 <sub>H</sub>			258 <sub>H</sub>	000FFE58 <sub>H</sub>	
Reserved	106	6A <sub>H</sub>	ICR45	46D <sub>H</sub>	254 <sub>H</sub>	000FFE54 <sub>H</sub>	
Reserved	107	6B <sub>H</sub>			250 <sub>H</sub>	000FFE50 <sub>H</sub>	
Reserved	108	6C <sub>H</sub>	ICR46	46E <sub>H</sub>	24C <sub>H</sub>	000FFE4C <sub>H</sub>	
Reserved	109	6D <sub>H</sub>			248 <sub>H</sub>	000FFE48 <sub>H</sub>	
Reserved	110	6E <sub>H</sub>	ICR47*4	46F <sub>H</sub>	244 <sub>H</sub>	000FFE44 <sub>H</sub>	
Reserved	111	6F <sub>H</sub>			240 <sub>H</sub>	000FFE40 <sub>H</sub>	
PPG0	112	70 <sub>H</sub>	ICR48	470 <sub>H</sub>	23C <sub>H</sub>	000FFE3C <sub>H</sub>	15, 96
PPG1	113	71 <sub>H</sub>			238 <sub>H</sub>	000FFE38 <sub>H</sub>	97
PPG2	114	72 <sub>H</sub>	ICR49	471 <sub>H</sub>	234 <sub>H</sub>	000FFE34 <sub>H</sub>	98
PPG3	115	73 <sub>H</sub>			230 <sub>H</sub>	000FFE30 <sub>H</sub>	99
PPG4	116	74 <sub>H</sub>	ICR50	472 <sub>H</sub>	22C <sub>H</sub>	000FFE2C <sub>H</sub>	100
PPG5	117	75 <sub>H</sub>			228 <sub>H</sub>	000FFE28 <sub>H</sub>	101
PPG6	118	76 <sub>H</sub>	ICR51	473 <sub>H</sub>	224 <sub>H</sub>	000FFE24 <sub>H</sub>	102
PPG7	119	77 <sub>H</sub>			220 <sub>H</sub>	000FFE20 <sub>H</sub>	103
Reserved	120	78 <sub>H</sub>	ICR52	474 <sub>H</sub>	21C <sub>H</sub>	000FFE1C <sub>H</sub>	
Reserved	121	79 <sub>H</sub>			218 <sub>H</sub>	000FFE18 <sub>H</sub>	
Reserved	122	7A <sub>H</sub>	ICR53	475 <sub>H</sub>	214 <sub>H</sub>	000FFE14 <sub>H</sub>	
Reserved	123	7B <sub>H</sub>			210 <sub>H</sub>	000FFE10 <sub>H</sub>	
Reserved	124	7C <sub>H</sub>	ICR54	476 <sub>H</sub>	20C <sub>H</sub>	000FFE0C <sub>H</sub>	
Reserved	125	7D <sub>H</sub>			208 <sub>H</sub>	000FFE08 <sub>H</sub>	
Reserved	126	7E <sub>H</sub>	ICR55	477 <sub>H</sub>	204 <sub>H</sub>	000FFE04 <sub>H</sub>	
Reserved	127	7F <sub>H</sub>			200 <sub>H</sub>	000FFE00 <sub>H</sub>	
Reserved	128	80 <sub>H</sub>	ICR56	478 <sub>H</sub>	1FC <sub>H</sub>	000FFDFC <sub>H</sub>	
Reserved	129	81 <sub>H</sub>			1F8 <sub>H</sub>	000FFDF8 <sub>H</sub>	

*(Continued)*



(Continued)

Interrupt	Interrupt number		Interrupt level* <sup>1</sup>		Interrupt vector* <sup>2</sup>		RN
	Decimal	Hexa-decimal	Setting Register	Register address	Offset	Default Vector address	
Reserved	130	82 <sub>H</sub>	ICR57	479 <sub>H</sub>	1F4 <sub>H</sub>	000FFDF4 <sub>H</sub>	
Reserved	131	83 <sub>H</sub>			1F0 <sub>H</sub>	000FFDF0 <sub>H</sub>	
Real Time Clock	132	84 <sub>H</sub>	ICR58	47A <sub>H</sub>	1EC <sub>H</sub>	000FFDEC <sub>H</sub>	
Calibration Unit	133	85 <sub>H</sub>			1E8 <sub>H</sub>	000FFDE8 <sub>H</sub>	
A/D Converter 0	134	86 <sub>H</sub>	ICR59	47B <sub>H</sub>	1E4 <sub>H</sub>	000FFDE4 <sub>H</sub>	14, 112
Reserved	135	87 <sub>H</sub>			1E0 <sub>H</sub>	000FFDE0 <sub>H</sub>	
Reserved	136	88 <sub>H</sub>	ICR60	47C <sub>H</sub>	1DC <sub>H</sub>	000FFDDC <sub>H</sub>	
Reserved	137	89 <sub>H</sub>			1D8 <sub>H</sub>	000FFDD8 <sub>H</sub>	
Low Voltage Detection	138	8A <sub>H</sub>	ICR61	47D <sub>H</sub>	1D4 <sub>H</sub>	000FFDD4 <sub>H</sub>	
Reserved	139	8B <sub>H</sub>			1D0 <sub>H</sub>	000FFDD0 <sub>H</sub>	
Timebase Overflow	140	8C <sub>H</sub>	ICR62	47E <sub>H</sub>	1CC <sub>H</sub>	000FFDCC <sub>H</sub>	
PLL Clock Gear	141	8D <sub>H</sub>			1C8 <sub>H</sub>	000FFDC8 <sub>H</sub>	
DMA Controller	142	8E <sub>H</sub>	ICR63	47F <sub>H</sub>	1C4 <sub>H</sub>	000FFDC4 <sub>H</sub>	
Main/Sub OSC stability wait	143	8F <sub>H</sub>			1C0 <sub>H</sub>	000FFDC0 <sub>H</sub>	
Reserved	144	90 <sub>H</sub>	—	—	1BC <sub>H</sub>	000FFDBC <sub>H</sub>	
Used by the INT instruction.	145 to 255	91 <sub>H</sub> to FF <sub>H</sub>	—	—	1B8 <sub>H</sub> to 000 <sub>H</sub>	000FFDB8 <sub>H</sub> to 000FFC00 <sub>H</sub>	

\*1 : The ICRs set the interrupt level for each interrupt request.

\*2 : The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the table base register value (TBR). The TBR specifies the top of the EIT vector table. The addresses listed in the table are for the default TBR value (0x000FFC00). The TBR is initialized to this value by a reset.

\*3 : Used by REALOS.

\*4 : ICR23 and ICR47 can be exchanged by setting the REALOS compatibility bit (addr 0xC03 : IOS[0])

\*5 : System reserved.

\*6 : Memory Protection Unit (MPU) support.

### 13. Recommended Settings

#### 13.1 PLL and Clockgear settings

##### Recommended PLL divider and clockgear settings

PLL Input (CLK) [MHz]	Frequency Parameter		Clockgear Parameter		PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
	DIVM	DIVN	DIVG	MULG			
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	

**13.2 Clock Modulator settings**

The following table shows all possible settings for the Clock Modulator in a center clock frequency range from 32MHz up to 80 MHz. The Flash access time settings need to be adjusted according to Fmax while the PLL and clockgear settings should be set according to center clock frequency.

**Clock Modulator settings, frequency range and supported supply voltage**

Modulation Degree (k)	Random No (N)	CMPR [hex]	center clk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	3	026F <sub>H</sub>	72	65.5	79.9	
1	3	026F <sub>H</sub>	68	62	75.3	
1	3	026F <sub>H</sub>	64	58.5	70.7	
1	5	02AE <sub>H</sub>	64	55.3	75.9	
2	3	046E <sub>H</sub>	64	55.3	75.9	
1	3	026F <sub>H</sub>	60	54.9	66.1	
1	5	02AE <sub>H</sub>	60	51.9	71	
1	7	02ED <sub>H</sub>	60	49.3	76.7	
2	3	046E <sub>H</sub>	60	51.9	71	
3	3	066D <sub>H</sub>	60	49.3	76.7	
1	3	026F <sub>H</sub>	56	51.4	61.6	
1	5	02AE <sub>H</sub>	56	48.6	66.1	
1	7	02ED <sub>H</sub>	56	46.1	71.4	
1	9	032C <sub>H</sub>	56	43.8	77.6	
2	3	046E <sub>H</sub>	56	48.6	66.1	
2	5	04AC <sub>H</sub>	56	43.8	77.6	
3	3	066D <sub>H</sub>	56	46.1	71.4	
4	3	086C <sub>H</sub>	56	43.8	77.6	
1	3	026F <sub>H</sub>	52	47.8	57	
1	5	02AE <sub>H</sub>	52	45.2	61.2	
1	7	02ED <sub>H</sub>	52	42.9	66.1	
1	9	032C <sub>H</sub>	52	40.8	71.8	
1	11	036B <sub>H</sub>	52	38.8	78.6	
2	3	046E <sub>H</sub>	52	45.2	61.2	
2	5	04AC <sub>H</sub>	52	40.8	71.8	
3	3	066D <sub>H</sub>	52	42.9	66.1	
4	3	086C <sub>H</sub>	52	40.8	71.8	
5	3	0A6B <sub>H</sub>	52	38.8	78.6	
1	3	026F <sub>H</sub>	48	44.2	52.5	
1	5	02AE <sub>H</sub>	48	41.8	56.4	

*(Continued)*

Modulation Degree (k)	Random No (N)	CMPR [hex]	center clk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	7	02ED <sub>H</sub>	48	39.6	60.9	
1	9	032C <sub>H</sub>	48	37.7	66.1	
1	11	036B <sub>H</sub>	48	35.9	72.3	
1	13	03AA <sub>H</sub>	48	34.3	79.9	
2	3	046E <sub>H</sub>	48	41.8	56.4	
2	5	04AC <sub>H</sub>	48	37.7	66.1	
2	7	04EA <sub>H</sub>	48	34.3	79.9	
3	3	066D <sub>H</sub>	48	39.6	60.9	
3	5	06AA <sub>H</sub>	48	34.3	79.9	
4	3	086C <sub>H</sub>	48	37.7	66.1	
5	3	0A6B <sub>H</sub>	48	35.9	72.3	
6	3	0C6A <sub>H</sub>	48	34.3	79.9	
1	3	026F <sub>H</sub>	44	40.6	48.1	
1	5	02AE <sub>H</sub>	44	38.4	51.6	
1	7	02ED <sub>H</sub>	44	36.4	55.7	
1	9	032C <sub>H</sub>	44	34.6	60.4	
1	11	036B <sub>H</sub>	44	33	66.1	
1	13	03AA <sub>H</sub>	44	31.5	73	
2	3	046E <sub>H</sub>	44	38.4	51.6	
2	5	04AC <sub>H</sub>	44	34.6	60.4	
2	7	04EA <sub>H</sub>	44	31.5	73	
3	3	066D <sub>H</sub>	44	36.4	55.7	
3	5	06AA <sub>H</sub>	44	31.5	73	
4	3	086C <sub>H</sub>	44	34.6	60.4	
5	3	0A6B <sub>H</sub>	44	33	66.1	
6	3	0C6A <sub>H</sub>	44	31.5	73	
1	3	026F <sub>H</sub>	40	37	43.6	
1	5	02AE <sub>H</sub>	40	34.9	46.8	
1	7	02ED <sub>H</sub>	40	33.1	50.5	
1	9	032C <sub>H</sub>	40	31.5	54.8	
1	11	036B <sub>H</sub>	40	30	59.9	
1	13	03AA <sub>H</sub>	40	28.7	66.1	
1	15	03E9 <sub>H</sub>	40	27.4	73.7	
2	3	046E <sub>H</sub>	40	34.9	46.8	

(Continued)

Modulation Degree (k)	Random No (N)	CMPR [hex]	center clk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	5	04AC <sub>H</sub>	40	31.5	54.8	
2	7	04EA <sub>H</sub>	40	28.7	66.1	
3	3	066D <sub>H</sub>	40	33.1	50.5	
3	5	06AA <sub>H</sub>	40	28.7	66.1	
4	3	086C <sub>H</sub>	40	31.5	54.8	
5	3	0A6B <sub>H</sub>	40	30	59.9	
6	3	0C6A <sub>H</sub>	40	28.7	66.1	
7	3	0E69 <sub>H</sub>	40	27.4	73.7	
1	3	026F <sub>H</sub>	36	33.3	39.2	
1	5	02AE <sub>H</sub>	36	31.5	42	
1	7	02ED <sub>H</sub>	36	29.9	45.3	
1	9	032C <sub>H</sub>	36	28.4	49.2	
1	11	036B <sub>H</sub>	36	27.1	53.8	
1	13	03AA <sub>H</sub>	36	25.8	59.3	
1	15	03E9 <sub>H</sub>	36	24.7	66.1	
2	3	046E <sub>H</sub>	36	31.5	42	
2	5	04AC <sub>H</sub>	36	28.4	49.2	
2	7	04EA <sub>H</sub>	36	25.8	59.3	
2	9	0528 <sub>H</sub>	36	23.7	74.7	
3	3	066D <sub>H</sub>	36	29.9	45.3	
3	5	06AA <sub>H</sub>	36	25.8	59.3	
4	3	086C <sub>H</sub>	36	28.4	49.2	
4	5	08A8 <sub>H</sub>	36	23.7	74.7	
5	3	0A6B <sub>H</sub>	36	27.1	53.8	
6	3	0C6A <sub>H</sub>	36	25.8	59.3	
7	3	0E69 <sub>H</sub>	36	24.7	66.1	
8	3	1068 <sub>H</sub>	36	23.7	74.7	
1	3	026F <sub>H</sub>	32	29.7	34.7	
1	5	02AE <sub>H</sub>	32	28	37.3	
1	7	02ED <sub>H</sub>	32	26.6	40.2	
1	9	032C <sub>H</sub>	32	25.3	43.6	
1	11	036B <sub>H</sub>	32	24.1	47.7	
1	13	03AA <sub>H</sub>	32	23	52.5	

*(Continued)*

(Continued)

Modulation Degree (k)	Random No (N)	CMPR [hex]	center clk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	15	03E9 <sub>H</sub>	32	22	58.6	
2	3	046E <sub>H</sub>	32	28	37.3	
2	5	04AC <sub>H</sub>	32	25.3	43.6	
2	7	04EA <sub>H</sub>	32	23	52.5	
2	9	0528 <sub>H</sub>	32	21.1	66.1	
3	3	066D <sub>H</sub>	32	26.6	40.2	
3	5	06AA <sub>H</sub>	32	23	52.5	
3	7	06E7 <sub>H</sub>	32	20.3	75.9	
4	3	086C <sub>H</sub>	32	25.3	43.6	
4	5	08A8 <sub>H</sub>	32	21.1	66.1	
5	3	0A6B <sub>H</sub>	32	24.1	47.7	
6	3	0C6A <sub>H</sub>	32	23	52.5	
7	3	0E69 <sub>H</sub>	32	22	58.6	
8	3	1068 <sub>H</sub>	32	21.1	66.1	
9	3	1267 <sub>H</sub>	32	20.3	75.9	

## 14. Electrical Characteristics

### 14.1 Absolute maximum ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	V <sub>CC3</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.0	V	V <sub>CC5</sub> ≥ V <sub>CC3</sub>
	V <sub>CC5</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.0	V	V <sub>CC5</sub> ≥ V <sub>CC3</sub>
	AV <sub>CC3</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.0	V	V <sub>CC3</sub> ≥ AV <sub>CC3</sub> ≥ AVRH
	AVRH	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.0	V	V <sub>CC3</sub> ≥ AVRH
Input voltage 1*1	V <sub>I1</sub>	V <sub>SS</sub> - 0.3	V <sub>CC3</sub> + 0.3	V	3 V pin group
Input voltage 2*1	V <sub>I2</sub>	V <sub>SS</sub> - 0.3	V <sub>CC5</sub> + 0.3	V	5 V pin group
Analog pin input voltage	V <sub>IA</sub>	V <sub>SS</sub> - 0.3	AV <sub>CC3</sub> + 0.3	V	
Output voltage 1*1	V <sub>O1</sub>	V <sub>SS</sub> - 0.3	V <sub>CC3</sub> + 0.3	V	3 V pin group
Output voltage 2*1	V <sub>O2</sub>	V <sub>SS</sub> - 0.3	V <sub>CC5</sub> + 0.3	V	5 V pin group
Maximum clamp current (+B input)	I <sub>CLAMP</sub>	-2	2	mA	*2
Total maximum clamp current (+B input)	ΣI <sub>CLAMP</sub>	-20	20	mA	*2
"L" level maximum output current	I <sub>OL</sub>	—	10	mA	*3
"L" level average output current	I <sub>OLAV</sub>	—	8	mA	*4
"L" level total maximum output current	ΣI <sub>OL</sub>	—	100	mA	
"L" level total average output current	ΣI <sub>OLAV</sub>	—	50	mA	*5
"H" level maximum output current	I <sub>OH</sub>	—	-10	mA	*3
"H" level average output current	I <sub>OHAV</sub>	—	-4	mA	*4
"H" level total maximum output current	ΣI <sub>OH</sub>	—	-50	mA	
"H" level total average output current	ΣI <sub>OHAV</sub>	—	-20	mA	*5
Power consumption	P <sub>D</sub>	—	500	mW	
Operating temperature	T <sub>A</sub>	-40	+ 105	°C	
Storage temperature	T <sub>stg</sub>	-55	+ 150	°C	


\*1 : This parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V

- \*2 :
- This is a 5 V pin which works as a port or serves with a port.
  - Use within recommended operating conditions.
  - Use with DC voltage (current).
  - The standard value of +B input is defined as the power supply flowing through any one of the corresponding pins.
  - +B signals are input signals that exceed the V<sub>CC5</sub> voltage.  
Connect limiting resistor between the +B signal and the microcontroller.
  - The value of the limiting resistor should be set so that the current input to the microcontroller pin does not exceed the rated value at any time, either instantaneously or for an extended period, when the +B signal is input.
  - Note that when the microcontroller drive current is low, such as in the low power consumption modes, the +B input potential can increase the potential at the power supply pin V<sub>CC5</sub>, V<sub>CC3</sub> via a protective diode, possibly affecting other devices.

(Continued)

(Continued)

- Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), power is supplied through the +B input pin; therefore, the microcontroller may partially operate.
- Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.
- Do not leave +B input pins open.
- Example of recommended circuit:



- \*3 : Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
- \*4 : Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period. The average value is the operation current × the operation ratio.
- \*5 : Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period. The average value is the operation current × the operation ratio.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




**14.2 Recommended operating conditions**
 $(V_{SS} = AV_{SS} = 0.0\text{ V})$ 

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{CC5}$	3.0	5.5	V	5 V operation guarantee range
	$V_{CC3}$	3.0	3.6	V	3 V operation guarantee range
	$AV_{CC3}$	3.0	3.6	V	Analog operation guarantee range
Smoothing capacitor at C_1, C_2 pin	$C_S$	4.7 (accuracy within $\pm 50\%$ )		$\mu\text{F}$	Use a ceramic capacitor or a capacitor that has the similar frequency characteristics. Use a capacitor with a capacitance greater than $C_S$ as the smoothing capacitor on the VCC5, VCC3 pins.
Power supply slew rate	—	1	50	V/ms	
Operating temperature	$T_A$	-40	+ 105	$^{\circ}\text{C}$	
Main oscillation stabilization time	—	8	—	ms	
Look-up time PLL (4 MHz→16 ...80 MHz)	—	—	0.6	ms	
ESD Protection ( Human body model)	Vsurge	2	—	kV	$R_{\text{discharge}} = 1.5\text{ k}\Omega$ $C_{\text{discharge}} = 100\text{ pF}$
RC Oscillator	fRC100kHz	50	200	kHz	
	fRC2MHz	1	4	MHz	

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.  
Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet.  
Users considering application outside the listed conditions are advised to contact their representatives beforehand.

**C Pin Connection Diagram**


**14.3 DC characteristics**

 (T<sub>A</sub> = -40°C to +105°C, V<sub>CC5</sub> = 5.0 V ± 10%, V<sub>CC3</sub> = 3.3 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage	V <sub>IH1</sub>	CMOS-hys	—	0.8 V <sub>CC5/3</sub>	—	V <sub>CC5/3</sub> + 0.3	V	CMOS hysteresis input pin
	V <sub>IH2</sub>	CMOS-hys	—	0.7 V <sub>CC5/3</sub>	—	V <sub>CC5/3</sub> + 0.3	V	CMOS hysteresis input pin
	V <sub>IH3</sub>	CMOS	—	0.7 V <sub>CC5</sub>	—	V <sub>CC5</sub> + 0.3	V	CMOS input pin
	V <sub>IH4</sub>	Automotive	—	0.8 V <sub>CC5</sub>	—	V <sub>CC5</sub> + 0.3	V	Automotive input pin
	V <sub>IH5</sub>	MediaLB	—	1.7	—	V <sub>CC3</sub> + 0.3	V	MediaLB input pin
	V <sub>IHM</sub>	MD4 to MD0	—	V <sub>CC5</sub> - 0.3	—	V <sub>CC5</sub> + 0.3	V	
	V <sub>IHX5</sub>	INITX	—	0.8 V <sub>CC5</sub>	—	V <sub>CC5</sub> + 0.3	V	
	V <sub>IHX3</sub>	X0, X1, X0A, X1A, TRSTX	—	0.8 V <sub>CC3</sub>	—	V <sub>CC3</sub> + 0.3	V	TRSTX can withstand 5 V.
"L" level input voltage	V <sub>IL1</sub>	CMOS-hys	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC5/3</sub>	V	CMOS hysteresis input pin
	V <sub>IL2</sub>	CMOS-hys	—	V <sub>SS</sub> - 0.3	—	0.3 V <sub>CC5/3</sub>	V	CMOS hysteresis input pin
	V <sub>IL3</sub>	CMOS	—	V <sub>SS</sub> - 0.3	—	0.3 V <sub>CC5/3</sub>	V	CMOS input pin
	V <sub>IL4</sub>	Automotive	—	V <sub>SS</sub> - 0.3	—	0.5 V <sub>CC5</sub>	V	Automotive input pin
	V <sub>IL5</sub>	MediaLB	—	V <sub>SS</sub> - 0.3	—	0.7	V	MediaLB input pin
	V <sub>ILM</sub>	MD4 to MD0	—	V <sub>SS</sub> - 0.3	—	V <sub>SS</sub> + 0.3	V	MD pin
	V <sub>ILX5</sub>	INITX	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC5</sub>	V	
	V <sub>ILX3</sub>	X0, X1, X0A, X1A, TRSTX	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC3</sub>	V	

(Continued)

(T<sub>A</sub> = -40°C to +105°C, V<sub>CC5</sub> = 5.0 V ± 10%, V<sub>CC3</sub> = 3.3 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub>	VCC3	At Main RUN	—	110	140	mA	Core : 80 MHz Peripheral : 20 MHz External bus : 40 MHz CAN : 20 MHz MediaLB : 28 MHz (No load on the external bus )
	I <sub>CCS</sub>	VCC3	At Main SLEEP	—	30	55	mA	Core : 80 MHz Peripheral : 20 MHz External bus : 40 MHz CAN : 20 MHz MediaLB : 28 MHz (No load on the external bus )
	I <sub>CCH</sub>	VCC5, VCC3	T <sub>A</sub> = +25°C, V <sub>CC5</sub> = 5 V, V <sub>CC3</sub> = 3.3 V, At STOP mode	—	0.1	1	mA	Main oscillation/PLL stop Sub oscillation stop Main regulator stop Low voltage detector stop
	I <sub>CCHS</sub>	VCC5, VCC3	T <sub>A</sub> = +25°C, V <sub>CC5</sub> = 5 V, V <sub>CC3</sub> = 3.3 V, At shutdown	—	10	50	μA	Shutdown mode Low voltage detector stop
	I <sub>CCL</sub>	VCC3	Operation frequency F <sub>CP</sub> = 32 kHz, T <sub>A</sub> = +25°C, V <sub>CC3</sub> = 3.3 V, At Sub RUN	—	1	2	mA	Main oscillation/PLL stop Low voltage detector stop
	I <sub>CTS4M1</sub>	VCC3	Main clock frequency = 4 MHz, T <sub>A</sub> = +25°C, V <sub>CC3</sub> = 3.3 V, At stop (Real Time Clock Operation)	—	500	1000	μA	PLL/Sub oscillation stop Low voltage detector stop
	I <sub>CTS32K1</sub>	VCC3	Sub clock frequency = 32 kHz, T <sub>A</sub> = +25°C, V <sub>CC3</sub> = 3.3 V At stop (Real Time Clock Operation)	—	200	700	μA	Main oscillation/PLL stop Low voltage detector stop
	I <sub>CTS4M2</sub>	VCC3	Main clock frequency = 4 MHz, T <sub>A</sub> = +25°C, V <sub>CC3</sub> = 3.3 V, At stop (Real Time Clock Operation)	—	650	1150	μA	PLL/Sub oscillation stop
	I <sub>CTS32K2</sub>	VCC3	Sub clock frequency = 32 kHz, T <sub>A</sub> = +25°C, V <sub>CC3</sub> = 3.3 V At stop (Real Time Clock Operation)	—	350	850	μA	Main oscillation/PLL stop

\* : Power supply current is obtained when an external clock is supplied from X1/X1A pins.

(Continued)

(Continued)

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	$I_{IL}$	All input pins	$V_{CC5} = 5\text{ V}$ $V_{CC3} = AV_{CC3} = 3.3\text{ V}$ $V_{SS} < V_I < V_{CC5}/3$	-5	—	+5	$\mu\text{A}$	
Input capacitance 1	$C_{IN}$	Other than $V_{CC5}$ , $V_{CC3}$ , $V_{SS}$ , $AV_{CC3}$ , $AV_{SS}$ , $AVRH$ , $C_{_1}$ , $C_{_2}$	—	—	5	15	pF	
Pull-up resistance	$R_{UP}$	INITX, Pins with pull-up resistance	—	25	50	100	k $\Omega$	
Pull-down resistance	$R_{DOWN}$	Pins with pull-down resistance	—	25	50	100	k $\Omega$	
Output "H" voltage	$V_{OH1}$	5/3 V pin	$V_{CC5} = 5.0\text{ V}$ , $I_{OH} = -5.0\text{ mA}$ $V_{CC5} = 3.3\text{ V}$ , $I_{OH} = -2.0\text{ mA}$	$V_{CC5} - 0.5$	—	—	V	
	$V_{OH2}$	3 V pin	$V_{CC3} = 3.3\text{ V}$ , $I_{OH} = -4.0\text{ mA}$	$V_{CC3} - 0.5$	—	—	V	
	$V_{OH3}$	MediaLB pin	$V_{CC3} = 3.3\text{ V}$ , $I_{OH} = -6.0\text{ mA}$	2.0	—	—	V	
Output "L" voltage	$V_{OL1}$	5/3 Vpin	$V_{CC5} = 5.0\text{ V}$ , $I_{OL} = 5.0\text{ mA}$ $V_{CC5} = 3.3\text{ V}$ , $I_{OL} = 2.0\text{ mA}$	—	—	0.4	V	
	$V_{OL2}$	3 Vpin	$V_{CC3} = 3.3\text{ V}$ , $I_{OL} = 4.0\text{ mA}$	—	—	0.4	V	
	$V_{OL3}$	MediaLB pin	$V_{CC3} = 3.3\text{ V}$ , $I_{OL} = 6.0\text{ mA}$	—	—	0.4	V	

## 14.4 A/D converter characteristics

### 14.4.1 Electrical Characteristics

( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ,  $V_{CC3} = AV_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	Bit	
Total error	—	—	—	—	$\pm 3$	LSB	$AV_{CC3} = 3.3\text{ V}$ $AVRH = 3.3\text{ V}$
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential linearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN11	$AV_{SS} - 1.5\text{LSB}$	$AV_{SS} + 0.5\text{LSB}$	$AV_{SS} + 2.5\text{LSB}$	V	
Full scale transition voltage	$V_{FST}$	AN0 to AN11	$AVRH - 3.5\text{LSB}$	$AVRH - 1.5\text{LSB}$	$AVRH + 0.5\text{LSB}$	V	
Sampling time	$t_{SMP}$	—	1000	—	—	ns	At $R_{EXT} < 4.2\text{ k}\Omega$ *1
Compare time	$t_{CMP}$	—	2200	—	—	ns	
A/D conversion time	$t_{CNV}$	—	3	—	1000	$\mu\text{s}$	$t_{SMP} + t_{CMP}$
Analog port input current	$I_{AIN}$	AN0 to AN11	—	—	10	$\mu\text{A}$	$AV_{CC3} \geq V_{AIN} \geq AV_{SS}$
Analog input voltage	$V_{AIN}$	AN0 to AN11	$AV_{SS}$	—	$AVRH$	V	
Reference voltage	$AVR +$	$AVRH$	$AV_{SS}$	—	$AV_{CC3}$	V	
Power supply current	$I_A$	$AVCC3$	—	1.9	3.7	mA	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*2
Reference voltage current	$I_R$	$AVRH$	—	500	900	$\mu\text{A}$	$AVRH = 3.3\text{ V}$
	$I_{RH}$	$AVRH$	—	—	5	$\mu\text{A}$	*2
Analog input equivalent capacitance	$C_{SH}$	AN0 to AN11	—	—	8.5	pF	
Analog input equivalent resistance	$R_{IN}$	AN0 to AN11	—	—	12.1	k $\Omega$	
Offset between input channels	—	AN0 to AN11	—	—	5	LSB	

\*1 : Assuming that output impedance at external analog signal source is 4.2 k $\Omega$  or less. If output impedance is more than 4.2 k $\Omega$ , it is necessary to take a long sampling time.


Set  $t_{CNV} \leq t_{SMP} + t_{CMP}$  for actual use.

\*2 : Assuming that A/D converter is inactive and power supply current is in CPU stop mode ( $V_{CC3} = AV_{CC3} = AVRH = 3.3\text{ V}$ )

Note:

**< About the external impedance of analog input and its sampling time >**

- A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.

**<Countermeasure for noise which generates on reference power supply>**

We recommend to put some  $\mu\text{F}$  of bypass capacitor into the reference power supply (AVRH pin).

**<About errors>**


As  $|AVRH-AV_{SS}|$  becomes smaller, values of relative errors grow larger.

**<Other>**

- When inserting a capacitor for blocking direct current between an external circuit and an input pin, set the capacitance value to approximately some thousand times of  $C_{SH}$  in order to suppress any influence by the voltage divided depending on chip's internal sampling capacitance  $C_{SH}$ .

**Definition of A/D converter terms**

- Resolution  
Analog variation that is recognizable by the A/D converter.
- Nonlinearity error  
Deviation between actual conversion characteristics and a straight line connecting the zero transition point (00 0000 0000<sub>B</sub> ↔ 00 0000 0001<sub>B</sub>) and the full scale transition point (11 1111 1110<sub>B</sub> ↔ 11 1111 1111<sub>B</sub>).
- Differential nonlinearity error  
Deviation of the input voltage from the ideal value that is required to change the output code by 1 LSB.
- Total error  
This error indicates the difference between actual and theoretical values, including the zero transition error, full scale transition error, and nonlinearity error.




$$1\text{LSB}' (\text{ideal value}) = \frac{\text{AVRH} - \text{AVSS}}{1024} \text{ [V]}$$

$$\text{Total error of digital output } N = \frac{V_{\text{NT}} - \{1 \text{LSB}' \times (N - 1) + 0.5 \text{LSB}'\}}{1 \text{LSB}'}$$

N : A/D converter digital output value  
 $V_{\text{OT}}'$  (ideal value) =  $\text{AVSS} + 0.5 \text{LSB}'$  [V]  
 $V_{\text{FST}}'$  (ideal value) =  $\text{AVRH} - 1.5 \text{LSB}'$  [V]  
 $V_{\text{NT}}$  : Voltage at which the digital output changes from (N + 1) to N

(Continued)

(Continued)



$$\text{Nonlinearity error of digital output } N = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + V_{OT}\}}{1\text{LSB}} \text{ [LSB]}$$

$$\text{Differential nonlinearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} - 1 \text{ [LSB]}$$

$$1\text{LSB} = \frac{V_{EST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which the digital output changes from 000<sub>H</sub> to 001<sub>H</sub>.

V<sub>FST</sub> : Voltage at which the digital output changes from 3FE<sub>H</sub> to 3FF<sub>H</sub>.



**14.5 FLASH memory program/erase characteristics**

 (T<sub>A</sub> = + 25°C, V<sub>CC5</sub> = 5.0 V, V<sub>CC3</sub> = 3.3 V)

Parameter	Value			Unit	Remarks
	Min	Typ	Max		
Sector erase time	—	0.5	—	s	Erasure programming time not included
Chip erase time	—	n*0.5	—	s	n is the number of Flash sector of the device
Word (16-bit width) programming time	—	6	—	µs	System overhead time not included
Programme/Erase cycle	10000	—	—	cycle	
Flash data retention time	10	—	—	year	*

\*: This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at + 85°C).


**14.6 AC characteristics**

14.6.1 Clock timing

( $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Condition
			Min	Typ	Max		
Clock frequency	$f_C$	X0 X1	3.4	—	4.2	MHz	Main clock
Clock cycle time	$t_C$	X0 X1	238	—	294	ns	
Clock frequency	$f_{CS}$	X0A X1A	32	—	100	kHz	Sub clock
Clock cycle time	$t_{CS}$	X0A X1A	10	—	31.25	$\mu\text{s}$	
Internal operation clock frequency	$f_{CP}$	—	0.032	—	80	MHz	CPU
	$f_{CPP}$		0.032	—	20	MHz	Peripheral
	$f_{CPT}$		0.032	—	40	MHz	External bus
	$f_{CAN}$		—	—	20	MHz	Clock after division by CAN prescaler
	$f_{MLB}$		—	—	26	MHz	MediaLB
Internal operation clock cycle time	$t_{CP}$	—	12.5	—	31250	ns	CPU
	$t_{CPP}$		50	—	31250	ns	Peripheral
	$t_{CPT}$		25	—	31250	ns	External bus
	$t_{CAN}$		50	—	—	ns	Clock after division by CAN prescaler
	$t_{MLB}$		38.5	—	—	ns	MediaLB


**Clock timing condition**



14.6.2 Reset input ratings

( $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
INITX input time (at power-on, when returning from shutdown)	$t_{INTL}$	INITX	—	8	—	ms
INITX input time (other than the above)				20	—	$\mu\text{s}$



14.6.3 Interrupt characteristics for recover from shutdown


( $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )


Parameter	Condition	Value		Unit
		Min	Max	
Interrupt input time (If using level interrupt during recover from shutdown)	—	500	—	$\mu\text{s}$

**14.6.4 LIN-USART**
**Bit setting : ESCR : SCES = 0, ECCR : SCDE = 0**
 $(T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C}, V_{CC5} = 5.0\text{ V} \pm 10\%, V_{CC3} = 3.3\text{ V} \pm 10\%, V_{SS} = 0.0\text{ V})$ 

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKn	Internal shift clock mode output pin $C_L = 80\text{ pF} + 1\text{ TTL}$	$5 t_{CP}$	—	ns
SCK↓ → SOT delay time	$t_{SLOVI}$	SCKn, SOTn		- 50	+ 50	ns
Valid SIN → SCK ↑	$t_{VSHI}$	SCKn, SINn		$t_{CP} + 80$	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXI}$	SCKn, SINn		0	—	ns
Serial clock "L" pulse width	$t_{SHSL}$	SCKn	External shift clock mode output pin $C_L = 80\text{ pF} + 1\text{ TTL}$	$3 t_{CP} - t_R$	—	ns
Serial clock "H" pulse width	$t_{SLSH}$	SCKn		$t_{CP} + 10$	—	ns
SCK↓ → SOT delay time	$t_{SLOVE}$	SCKn, SOTn		—	$2 t_{CP} + 60$	ns
Valid SIN → SCK ↑	$t_{VSHI}$	SCKn, SINn		30	—	ns
SCK ↑ → Valid SIN hold time	$t_{SHIXE}$	SCKn, SINn		$t_{CP} + 30$	—	ns
SCK rising time	$t_F$	SCKn		—	10	ns
SCK falling time	$t_R$	SCKn		—	10	ns

- Notes:
- AC characteristic in CLK synchronized mode.
  - $C_L$  is the load capacity of a pin during testing.
  - $t_{CP}$  indicates the peripheral clock (CLKP) cycle time (Unit : ns).






**Bit setting : ESCR : SCES = 1, ECCR : SCDE = 0**


 (T<sub>A</sub> = -40°C to + 105°C, V<sub>CC5</sub> = 5.0 V ±10%, V<sub>CC3</sub> = 3.3 V ±10%, V<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCKn	Internal shift clock mode output pin C <sub>L</sub> = 80 pF + 1 TTL	5 t <sub>CP</sub>	—	ns
SCK ↑ → SOT delay time	t <sub>SHOVI</sub>	SCKn, SOTn		- 50	+ 50	ns
Valid SIN → SCK ↓	t <sub>IVSLI</sub>	SCKn, SINn		t <sub>CP</sub> + 80	—	ns
SCK ↓ → Valid SIN hold time	t <sub>SLIXI</sub>	SCKn, SINn		0	—	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKn	External shift clock mode output pin C <sub>L</sub> = 80 pF + 1 TTL	3 t <sub>CP</sub> - t <sub>R</sub>	—	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKn		t <sub>CP</sub> + 10	—	ns
SCK ↑ → SOT delay time	t <sub>SHOVE</sub>	SCKn, SOTn		—	2 t <sub>CP</sub> + 60	ns
Valid SIN → SCK ↓	t <sub>IVSLE</sub>	SCKn, SINn		30	—	ns
SCK ↓ → Valid SIN hold time	t <sub>SLIXE</sub>	SCKn, SINn		t <sub>CP</sub> + 30	—	ns
SCK rise	t <sub>F</sub>	SCKn		—	10	ns
SCK fall	t <sub>R</sub>	SCKn		—	10	ns

- Notes:
- C<sub>L</sub> is the load capacity of a pin during testing.
  - t<sub>CP</sub> indicates the peripheral clock (CLKP) cycle time (Unit : ns).



**External shift clock mode**




**Bit setting:ESCR:SCES = 0, ECCR:SCDE = 1**

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKn	Internal shift clock mode output pin $C_L = 80\text{ pF} + 1\text{ TTL}$	$5 t_{CP}$	—	ns
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVI}$	SCKn, SOTn		- 50	+ 50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCKn, SINn		$t_{CP} + 80$	—	ns
SCK $\downarrow \rightarrow$ Valid SIN hold time	$t_{SLIXI}$	SCKn, SINn		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$	SCKn, SOTn		$3 t_{CP} - 70$	—	ns

- Notes:
- $C_L$  is the load capacity of a pin during testing.
  - $t_{CP}$  indicates the peripheral clock (CLKP) cycle time (Unit : ns).






**Bit setting:ESCR:SCES = 1, ECCR:SCDE = 1**

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKn	Internal shift clock mode output pin $C_L = 80\text{ pF} + 1\text{ TTL}$ .	$5 t_{CP}$	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$	SCKn, SOTn		- 50	+ 50	ns
Valid SIN → SCK ↑	$t_{IVSHI}$	SCKn, SINn		$t_{CP} + 80$	—	ns
SCK ↑ → Valid SIN delay time	$t_{SHIXI}$	SCKn, SINn		0	—	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$	SCKn, SOTn		$3 t_{CP} - 70$	—	ns

- Notes:
- $C_L$  is the load capacity of a pin during testing.
  - $t_{CP}$  indicates the peripheral clock (CLKP) cycle time (Unit : ns).




14.6.5 Free-run timer clock

( $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	FRCKn	—	$4t_{CLKP}$	—	ns

Note:  $t_{CLKP}$  is the cycle time of the peripheral clock.





14.6.6 Trigger input timing

( $V_{CC5} = 5.0\text{ V} \pm 10\%$ ,  $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input capture input trigger	$t_{INP}$	ICUn	—	$5t_{CLKP}$	—	ns
A/D converter trigger	$t_{ATGX}$	ATGX	—	$5t_{CLKP}$	—	ns


Note:  $t_{CLKP}$  is the cycle time of the peripheral clock.



**MediaLB AC characteristics**
**Input**


( $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
MLBCLK cycle	$t_{mckc}$	MLBCLK	—	—	40	—	ns	
MLBSIG, MLBDAT input setup	$t_{dsmcf}$	MLBSIG MLBDAT	—	1	—	—	ns	
MLBSIG, MLBDAT input hold	$t_{dhmcf}$	MLBSIG MLBDAT	—	4	—	—	ns	

**Output**



( $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
MLBCLK cycle	$t_{mckc}$	MLBCLK	—	—	40	—	ns	
MLBSIG, MLBDAT output stop	$t_{mcfdz}$	MLBSIG MLBDAT	—	0	—	—	ns	
MLBSIG, MLBDAT output delay	$t_{dout}$	MLBSIG MLBDAT	—	—	—	11	ns	


Note: Addition capacity 50 pF

**I<sup>2</sup>S AC characteristics**

**Input**



**Output**



( $V_{CC3} = 3.3\text{ V} \pm 10\%$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C to } +105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
SCK cycle	$t_{CSSK}$	SCK0	—	651	—	—	ns	
SD input setup	$t_{SSD}$	SDn	—	50	—	—	ns	
SD input hold	$t_{HSD}$	SDn	—	50	—	—	ns	
SD output delay	$t_{DSD}$	SDn	—	—	—	50	ns	


Note: Addition capacity 50 pF

**14.6.7 External Bus AC Timings**
**Basic Timing**

 (Vcc3 = 3.3 V ± 10%, Vss = 0.0 V, T<sub>A</sub> = - 40°C to + 105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK	t <sub>CLCH</sub>	SYSCLK	—	—	t <sub>CLKT</sub> / 2	—	ns
	t <sub>CHCL</sub>			—	t <sub>CLKT</sub> / 2	—	
SYSCLK ↓ → CSnX delay	t <sub>CLCSL</sub>	SYSCLK CSnX		- 6	—	+ 6	
	t <sub>CLCSH</sub>			- 6	—	+ 6	
SYSCLK ↑ → CSnX delay when using CS delay function	t <sub>CHCSL</sub>			- 6	—	+ 6	
SYSCLK ↓ → ASX delay	t <sub>CLASL</sub>	SYSCLK ASX		- 6	—	+ 6	
	t <sub>CLASH</sub>			- 6	—	+ 6	
SYSCLK ↓ → BAAX delay	t <sub>CLBAL</sub>	SYSCLK BAAX		- 6	—	+ 6	
	t <sub>CLBAH</sub>			- 6	—	+ 6	
SYSCLK ↓ → address output delay	t <sub>CLAV</sub>	SYSCLK A23 to A00		- 6	—	+ 6	


 Note: t<sub>CLKT</sub> is the cycle time of the external bus clock.



**Read access**

 (Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to + 105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK ↑ → RDX delay	t <sub>CHRL</sub>	SYSCLK RDX	—	- 6	—	+ 6	ns
	t <sub>CHRH</sub>			- 6	—	+ 6	
Data Valid → RDX ↑ setup	t <sub>DSRH</sub>	RDX D31 to D16		30	—	—	
RDX ↑ → Valid data hold	t <sub>RHDX</sub>	RDX D31 to D16		0	—	—	
Data Valid → SYSCLK ↑ setup	t <sub>DSCH</sub>	MCLKI D31 to D16		6	—	—	
SYSCLK ↑ → Valid data hold	t <sub>CHDX</sub>	MCLKI D31 to D16		6	—	—	
SYSCLK ↓ → WRnX delay (as byte enable)	t <sub>CLWRL</sub>	MCLKO WRnX		—	3	—	
	t <sub>CLWRH</sub>			—	3	—	
SYSCLK ↓ → CSnX delay	t <sub>CLCSL</sub>	MCLKO CSnX		- 6	—	+ 6	
	t <sub>CLCSH</sub>			- 6	—	+ 6	






## Synchronous write access – Byte control type

(V<sub>CC3</sub> = 3.3 V ±10%, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40°C to +105°C)


Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK ↓ → WEX delay	t <sub>CLWL</sub>	SYSCLK	—	-6	—	+6	ns
	t <sub>CLWH</sub>	WEX		-6	—	+6	
Data Valid → WEX ↓ setup	t <sub>DSWL</sub>	WEX D31 to D16		—	0	—	
WEX ↑ → Valid data hold	t <sub>WHDH</sub>	WEX D31 to D16		—	t <sub>CLKT</sub>	—	
SYSCLK ↓ → WRnX delay (as byte enable)	t <sub>CLWRL</sub>	SYSCLK		—	3	—	
	t <sub>CLWRH</sub>	WRnX		—	3	—	
SYSCLK ↓ → CSnX delay	t <sub>CLCSL</sub>	SYSCLK		-6	—	+6	
	t <sub>CLCSH</sub>	CSnX		-6	—	+6	



Synchronous write access – Non-byte control type

(Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to + 105°C)


Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK ↑ → WRnX delay	t <sub>CLWRL</sub>	SYSCLK	—	- 6	—	+ 6	ns
	t <sub>CLWRH</sub>	WEX		- 6	—	+ 6	
Data Valid → WRnX ↓ setup	t <sub>DSWRL</sub>	WEX D31 to D16		—	0	—	
WRnX ↑ → Valid data hold	t <sub>WRHDH</sub>	WEX D31 to D16		—	t <sub>CLKT</sub>	—	
SYSCLK ↓ → CSnX delay	t <sub>CLCSL</sub>	SYSCLK		- 6	—	+ 6	
	t <sub>CLCSH</sub>	CSnX	- 6	—	+ 6		



Asynchronous write access – Byte control type

(Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)


Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
WEX ↓ → WEX ↑ pulse width	t <sub>WLWH</sub>	WEX	—	—	t <sub>CLKT</sub>	—	ns
Data Valid → WEX ↓ setup	t <sub>DSWL</sub>	WEX D31 to D16		—	t <sub>CLKT</sub> / 2	—	
WEX ↑ → Valid data hold	t <sub>WHDH</sub>	WEX D31 to D16		—	t <sub>CLKT</sub> / 2	—	
WEX → WRnX delay	t <sub>WRLWL</sub>	WEX WRnX		—	t <sub>CLKT</sub> / 2	—	
	t <sub>WHWRH</sub>	WRnX		—	t <sub>CLKT</sub> / 2	—	
WEX → CSnX delay	t <sub>CLWL</sub>	WEX CSnX		—	t <sub>CLKT</sub> / 2	—	
	t <sub>WHCH</sub>	CSnX	—	t <sub>CLKT</sub> / 2	—		



Asynchronous write access – Non-byte control type

(Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)


Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
WRnX ↓ → WRnX ↑ pulse width	t <sub>WRLWRH</sub>	WRnX	—	—	t <sub>CLKT</sub>	—	ns
Data Valid → WRnX ↓ setup	t <sub>DSWRL</sub>	WRnX D31 to D16		—	t <sub>CLKT</sub> / 2	—	
WRnX ↑ → Valid data hold	t <sub>WRHDL</sub>	WRnX D31 to D16		—	t <sub>CLKT</sub> / 2	—	
WRnX → CSnX delay	t <sub>CLWRL</sub>	WRnX CSnX		—	t <sub>CLKT</sub> / 2	—	
	t <sub>WRHCH</sub>		—	t <sub>CLKT</sub> / 2	—		



*RDY wait cycle insertion*

( $V_{cc3} = 3.3\text{ V} \pm 10\%$ ,  $V_{ss} = 0.0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value		Unit
			Min	Max	
RDY setup time	$t_{RDYS}$	SYSCLK RDY	40	—	ns
RDY hold time	$t_{RDYH}$	SYSCLK RDY	0	—	ns




## Bus hold timing

(Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK ↓ → BGRNTX delay	t <sub>CLBGL</sub>	SYSCLK BGRNTX	—	—	2 × t <sub>CLKT</sub>	—	ns
	t <sub>CLBGH</sub>			—	2 × t <sub>CLKT</sub>	—	
Bus High-Z → BGRNTX ↓	t <sub>AXBGL</sub>	BGRNTX MCLKE, MCLKI A23 to A00 RDX, ASX WRnX, WEX CSnX, BAAX	—	—	t <sub>CLKT</sub>	—	ns
	t <sub>BGHAV</sub>			—	t <sub>CLKT</sub>	—	

Note: Keep BRQ high until bus is enabled (recognized by the falling edge of BGRNTX). Keep BRQ high during the bus retention period.


The rising edge of BGRNTX recognizes whether bus is enabled after releasing the bus (setting BRQ to Low).



**Correlation of clock**


 (Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
MCLKO ↓ → MCLKE (sleep mode)	t <sub>CLML</sub>	MCLKO	—	—	3	—	ns
	t <sub>CLMH</sub>	MCLKE		—	3	—	


**DMA transfer**

 (Vcc3 = 3.3 V ±10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +105°C)

Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Typ	Max	
SYSCLK ↓ → DACKX0 delay	t <sub>CLDAL</sub>	SYSCLK	—	—	3	—	ns
	t <sub>CLDAH</sub>	DACKX0		—	3	—	
SYSCLK ↓ → DEOP0 delay	t <sub>CLDEL</sub>	SYSCLK		—	3	—	
	t <sub>CLDEH</sub>	DEOP0		—	3	—	
SYSCLK ↑ → DACKX0 delay (when using CS delay function)	t <sub>CHDAL</sub>	SYSCLK		—	3	—	
SYSCLK ↑ → DEOP0 delay (when using CS delay function)	t <sub>CHDEL</sub>	SYSCLK		—	3	—	
DREQ0 SETUP	t <sub>DRQS</sub>	SYSCLK		—	40	—	
DREQ0 hold	t <sub>DRQH</sub>	SYSCLK		—	0	—	
DEOTX0 SETUP	t <sub>DTXS</sub>	SYSCLK	—	40	—		
DEOTX0 hold	t <sub>DTXH</sub>	SYSCLK	—	0	—		






## 15. Ordering Information

Part number	Package	Remarks
MB91F467MAPMC-GSE2 MB91F467MAPMC-GSE1	216-pin plastic QFP (LQQ216)	Lead-free package

## 16. Package Dimension

### LQQ216 , 216 Lead Plastic Low Profile Quad Flat Package



PACKAGE	LQQ216		
SYMBOL	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.13	0.18	0.23
c	0.09	—	0.20
D	26.00 BSC.		
D1	24.00 BSC.		
e	0.40 BSC		
E	26.00 BSC.		
E1	24.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
aaa	—	—	0.20
bbb	—	—	0.10
ccc	—	—	0.08
ddd	—	—	0.07
N	216		

#### NOTES

- CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
  - ▲ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
  - ▲ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
  - ▲ TO BE DETERMINED AT SEATING PLANE C.
  - ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
  - ▲ DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
  - ▲ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
  - ▲ REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
  - ▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
  - ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
  - ▲ A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Rev. A

## 17. Main Changes

Spansion Publication Number: DS07-16613-3E

Page	Section	Change Results
83	Interrupt Vector Table	Corrected the column of interrupt and RN in interrupt number 89 to 91 as follows; Interrupt: I <sup>2</sup> S EVEN → I <sup>2</sup> S ERROR / RN: 125 → None Interrupt: I <sup>2</sup> S ODD → I <sup>2</sup> S EVEN / RN: 126 → 125 Interrupt: I <sup>2</sup> S error → I <sup>2</sup> S ODD / RN: None → 126

**NOTE:** Please see “Document History” about later revised information.

## Document History

Document Title: MB91460M Series FR60 32-bit Microcontroller Document Number: 002-04615				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	05/18/2010	Migrated to Cypress and assigned document number 002-04615. No change to document contents or format.
*A	5210835	AKIH	05/18/2016	Updated to Cypress format.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.