









**Micrel Switch**





**Notes**  
 KSZ8794CNX Configuration:  
 - SW4 MAC4 in RMII PHY mode  
 - Internal mode: REF\_CLK provided by RXC4  
 - Port 4 clock mode: LED2-1 = 'H'  
 - Disable REFCLK output: LED2-0 = 'L'  
 - Set RMII mode: LED3-1 = 'L', LED3-0 = 'H'  
 - Set SPI slave mode: SPIQ = 'L'

History / Changes		 <b>J-Link™ Technology</b> <a href="http://www.segger.com">www.segger.com</a>	
Title			
Size	Number	Revision	
A3	-	-	
Date:	151019	Sheet 2 / 3	
File:	Sheet03_ETHSwitch.SchDoc	Drawn: VK	





Freescale Kinetis K66 MCU



Micrel Switching Regulator




Decoupling for VDD and VDDA



**Notes**  
 Configuration and status reading of the switch MACs and PHYs is done via SPI - and not the MDC/MDIO management interface of the controller

**Unless otherwise specified:**  
 - Ceramic capacitors are of type X5R/X7R or C0G/NP0 with a voltage rating of at least 6.3V (100n at least 16V)  
 - Resistors are 1% tolerance types





History / Changes




**J-Link™ Technology**  
[www.segger.com](http://www.segger.com)

Title  
**emBOS/IP Switch Board V2.0 - MCU, USB, Power**

Size	A3	Number	-	Revision	-
Date:	151019	Sheet	1 / 3		
File:	Sheet02_MCU_USB_PWR.SchDoc	Drawn:	VK		



History / Changes		
 <b>J-Link™ Technology</b> <a href="http://www.segger.com">www.segger.com</a>		
Title <b>embOS/IP Switch Board V2.0 - J-Link OB</b>		
Size A3	Number -	Revision -
Date: 151019	Sheet: 3 / 3	
File: Sheet04_OB.SchDoc	Drawn: VK	