

General Description

DSA2311KI2-R0065VAO is a crystal-less clock generator that is factory configurable to simultaneously output two separate frequencies from 2.3 to 170MHz.

The clock generator uses proven silicon MEMS technology to provide low jitter and high frequency stability across a wide range of supply voltages and temperatures. By eliminating the external quartz crystal, crystal-less clock generators significantly enhance reliability and accelerate product development, while meeting stringent clock performance criteria for a variety of consumer electronics, communications, and storage applications.

DSA2311KI2-R0065VAO has an output enable/disable feature allowing it to disable the outputs when OE is low. The device is available in a space-saving 6-pin 2.5mm x 2.0mm TDFN package that needs only a single external bypass capacitor.


Features

- AEC-Q100 automotive qualified
- Two simultaneous LVCMOS outputs:
 - 24MHz
 - 48MHz
- Low RMS phase jitter: <1ps (typical)
- ±25ppm frequency stability
- -40°C to +85°C (Grade 3) temperature range
- High supply noise rejection: -50dBc
- High shock & vibration immunity
 - Qualified to MIL-STD-883
- High reliability
 - 20x higher MTBF than crystal-based clock generator designs
- Supply range of 2.25 to 3.6V
- 6-pin 2.5mm x 2.0mm TDFN package

Applications

- Automotive Infotainment
- Automotive ADAS
- Automotive Camera Module
- Automotive LIDAR and RADAR

Block Diagram




ClockWorks is a registered trademark of Microchip Technology Inc.

Ordering Information

Ordering Part Number	Industrial Temperature Range	Shipping	Package
DSA2311KI2-R0065VAO	-40°C to +85°C	Tube	6-pin 2.5mm x 2.0mm TDFN
DSA2311KI2-R0065TVAO	-40°C to +85°C	Tape and Reel	6-pin 2.5mm x 2.0mm TDFN

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Type	Pin Level	Pin Function
1	OE	I		Active high output enable for CLK0 and CLK1
2	DNC			Leave unconnected or connect to the ground
3	GND	PWR		Power supply ground
4	CLK0	O	LVC MOS	CLK0 output frequency = 24MHz
5	CLK1	O	LVC MOS	CLK1 output frequency = 48MHz
6	VDD	PWR		Power supply

Specifications (Unless specified otherwise: T = 25°C, VDD = 3.3V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Units
Supply Voltage ¹	VDD		2.25		3.6	V
Supply Current ²	IDD	OE pin low - outputs are disabled		21	23	mA
Frequency Stability ⁶	ΔF	Includes frequency variation due to initial tolerance, temp. and power supply voltage		± 25		ppm
Aging	ΔF	First year (@ 25°C)			± 5	ppm
Startup Time ³	tSU	T = 25°C			5	ms
Input Logic High Input Logic Low	V _{IH} V _{IL}		0.75 x VDD -		- 0.25 x VDD	V
Output Disable Time ⁴	tDA				5	ns
Output Enable Time ⁴	tEN				20	ns
Pull-Up Resistor ²		Pull-up exists on pin 1		40		kOhms
Output Logic High Output Logic Low	V _{OH} V _{OL}	I = ± 6 mA	0.9 x VDD -		- 0.1 x VDD	V
Output Transition Time ⁴ Rise Time Fall Time	t _R t _F	20% to 80% CL = 15pF		1.1 1.43	2 2	ns
Frequency	F0 F1	CLK0 CLK1		24 48		MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter ⁵	JPER	CLK0 = CLK1 = 25MHz		3		psRMS
Integrated Phase Noise	JCC	200kHz to 20MHz @ 25MHz 100kHz to 20MHz @ 25MHz 12kHz to 20MHz @ 25MHz		0.3 0.38 1.7	2	psRMS

Notes:

- Pin 4 VDD should be filtered with 0.1 μ F capacitor.
- Output is enabled if OE pad is high or not connected. Supply current = Disabled Current + Δ IDD from CLK0 + Δ IDD from CLK1. See Current Consumption graph on next page.
- tSU is time to stable output frequency after VDD is applied and outputs are enabled.
- See Figure 3 for detail (all based on maximum drive settings).
- Period Jitter includes crosstalk from adjacent output.
- For other ppm stabilities, contact the factory at tcg_help@microchip.com.

Absolute Maximum Ratings

Item	Min.	Max.	Units	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	VDD + 0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD				
HBM		4000	V	
MM		400		
CDM		1500		

Current Consumption




Figure 1. Total Current = Disabled Current + ΔIDD Fout1 + ΔIDD Fout2

Solder Reflow Profile




Figure 2. Solder Reflow Profile

6 QFN MSL 1 @ 260°C refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec Max.
Preheat Time 150°C to 200°C	60 - 180 sec
Time maintained above 217°C	60 - 150 sec
Peak Temperature	255 - 260°C
Time within 5°C of actual Peak	20 - 40 sec
Ramp-Down Rate	6°C/sec Max.
Time 25°C to Peak Temperature	8 min Max.

