

UM11666

SC18IS606-EVB evaluation board

Rev. 1.0 — 28 September 2021

User manual

Document information

Information	Content
Keywords	SC18IS606, I ² C to SPI, SC18IS602, SPI Controller, SPI master, I ² C bridge, SPI bridge
Abstract	SC18IS606 is designed to serve as an interface between a standard I ² C-bus of a microcontroller and an SPI bus. This allows the microcontroller to communicate directly with SPI devices through its I ² C-bus. SC18IS606 operates as an I ² C target and an SPI master.



Revision history

Rev	Date	Description
v.1.0	20210928	Initial version

Important notice

NXP provides the enclosed product(s) under the following conditions:

This evaluation kit is intended for use of ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY. It is provided as a sample IC pre-soldered to a printed circuit board to make it easier to access inputs, outputs, and supply terminals. This evaluation board may be used with any development system or other source of I/O signals by simply connecting it to the host MCU or computer board via off-the-shelf cables. This evaluation board is not a Reference Design and is not intended to represent a final design recommendation for any particular application. Final device in an application will be heavily dependent on proper printed circuit board layout and heat sinking design as well as attention to supply filtering, transient suppression, and I/O signal quality.

The goods provided may not be complete in terms of required design, marketing, and or manufacturing related protective considerations, including product safety measures typically found in the end product incorporating the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. In order to minimize risks associated with the customers applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. For any safety concerns, contact NXP sales and technical support services.

1 Introduction

SC18IS606 is designed to operate as an I²C target and an SPI master. SC18IS606 controls all the SPI bus specific sequences, protocol, and timing. SC18IS606 has its own internal oscillator, and it supports three SPI chip select outputs that may be configured as GPIO when not used as SPI chip selects.

This document is intended to help the users to quickly setup, configure and operate the SC18IS606-EVB evaluation board in the users' hardware platform.

2 Finding kit resources and information on the NXP web site

NXP Semiconductors provides online resources for this evaluation board and its supported device(s) on <http://www.nxp.com>.

The information page for SC18IS606-EVB evaluation board is at <http://www.nxp.com/SC18IS606-EVB>. The information page provides overview information, documentation, parametrics, ordering information and a **Getting Started** tab. The **Getting Started** tab provides quick-reference information applicable to using the SC18IS606-EVB evaluation board, including the downloadable assets referenced in this document.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, ask and answer technical questions, and receive input on just about any embedded design topic.

The NXP community is at <http://community.nxp.com>.

3 Getting ready

Working with the SC18IS606-EVB evaluation board requires the kit contents.

3.1 Kit contents

- Assembled and tested evaluation board in an anti-static bag
- Quick Start Guide

4 Getting to know the hardware

The SC18IS606-EVB evaluation board is designed to be connected to an external I²C controller via a 6-pin male (JP2) header. The SC18IS606-EVB evaluation board has an on-board SPI slave serial EEPROM, which can be directly accessed by the external I²C controller via SC18IS606. The external I²C controller can write, read, and program the serial EEPROM without requiring an SPI slave to be connected to the board.

The 3V3 power for the SC18IS606-EVB evaluation board should be supplied via this I²C interface header as well.

The SC18IS606-EVB evaluation board also has an SPI interface header (JP1) to allow other SPI slave devices to be connected to the evaluation board. These SPI slave devices can be accessed directly by the I²C controller via the SC18IS606 I²C to SPI bridge.

4.1 Headers and jumpers

Please refer to [Figure 1](#) to find the location of connectors and jumpers on the SC18IS606-EVB evaluation board.




Figure 1. Headers and jumpers

4.2 Jumper settings

Table 1. Jumper settings

Header	Jumper on	Comment
JP3	1-2, 3-4, 5-6	I ² C target address 0x50
JP4	1-2, 3-4	Pull out jumpers if pull ups on I ² C controller
JP5	1-2	Pull out and insert current meter if SC18IS606 current is to be measured

Table 2. JP1 - SPI header

JP1 – SPI header	Function
1	Ground
2	SPICLK
3	MOSI
4	MISO
5	-CS2
6	-CS1
7	-CS0

Table 3. JP2 - I²C

JP2 – I ² C Header	Function
1	-Reset
2	-INT (interrupt)
3	SCL
4	Ground
5	VCC
6	SDA

Table 4. JP3 – SC18IS606 I²C target address

JP3 – SC18IS606 I ² C target address	1 -2	3 -4	5 -6
0x50	ON	ON	ON
0x51	OFF	ON	ON
0x52	ON	OFF	ON
0x53	OFF	OFF	ON
0x54	ON	ON	OFF
0x55	OFF	ON	OFF
0x56	ON	OFF	OFF
0x57	OFF	OFF	OFF

4.3 Schematic, board layout and bill of materials

The schematic, board layout and bill of materials for the SC18IS606-EVB evaluation board are available at <http://www.nxp.com/SC18IS606-EVB>.

4.4 Sample control sequences from I²C controller

4.4.1 GPIO as input

```
Write 0x50 0xF6 0x07 // program chip select pins as GPIO
Write 0x50 0xF7 0xAA // configure GPIOs as inputs
Write 0x50 0xF5 // read inputs into buffer
Read 0x51 // read input pins state from buffer
```

4.4.2 GPIO as output

```
Write 0x50 0xF6 0x01 // program SS0 as GPIO
Write 0x50 0xF7 0x55 // GPIO pins as push-pull
Write 0x50 0xF4 0x00 // Set SS0 to '0'
Write 0x50 0xF4 0x01 // Set SS0 to '1'
```

4.4.3 SPI mode and clock configuration

```
Write 0x50 0xF0 0x02 // Set SPI mode 0, MSB first, SPI clock to 115KHz
Write 0x50 0xF0 0x05 // Set SPI mode 1, MSB first, SPI clock to 461KHz
```

4.4.4 Device ID read

```
Write 0x50 0xFE // Read device ID into buffer
Read 0x51 0x10 // read 16 bytes from buffer, return data 0x53
// 0x43 0x31 0x38 0x49 0x53 ... 0x30 0x2E 0x31 0x00
```

4.4.5 On-board EEPROM write and read

```
Write 0x50 0xF0 0x0C // SPI mode 3, SPI clock to 1.875MHz
Write 0xF1 // clear interrupt
Write 0x02 0x06 // send command 0x06 (write enable latch) to EEPROM with SS1 as -CS
Write 0x02 0x02 0x00 0x00 0x30 0x01 0x03 0x05 0x07 0x09 0x0B
// write data (0x01 0x03 ... 0x0b) to EEPROM
Write 0x02 0x03 0x00 0x00 0x30 0x00 0x00 0x00 0x00 0x00 0x00
// Read data back from EEPROM into buffer
Read 0x51 0x0A // Read 10 bytes from buffer. The first four bytes should be discarded
```

5 Errata list

Table 5. Errata list

Date	Errata Description	Demo Impact	Solution
-	None	None	None

6 Legal information

6.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or

the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Jumper settings	5	Tab. 4.	JP3 – SC18IS606 I2C target address	6
Tab. 2.	JP1 - SPI header	5	Tab. 5.	Errata list	7
Tab. 3.	JP2 - I2C	6			

Figures

Fig. 1.	Headers and jumpers	5
---------	---------------------------	---

Contents

1	Introduction	4
2	Finding kit resources and information on the NXP web site	4
2.1	Collaborate in the NXP community	4
3	Getting ready	4
3.1	Kit contents	4
4	Getting to know the hardware	4
4.1	Headers and jumpers	5
4.2	Jumper settings	5
4.3	Schematic, board layout and bill of materials	6
4.4	Sample control sequences from I2C controller	6
4.4.1	GPIO as input	6
4.4.2	GPIO as output	6
4.4.3	SPI mode and clock configuration	7
4.4.4	Device ID read	7
4.4.5	On-board EEPROM write and read	7
5	Errata list	7
6	Legal information	8

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 September 2021
Document identifier: UM11666