1 pC Charge Injection, 100 pA Leakage CMOS ±5 V/5 V/3 V 4-Channel Multiplexer

ADG604

FEATURES

1 pC Charge Injection (Over the Full Signal Range)
±2.7 V to ±5.5 V Dual Supply
2.7 V to 5.5 V Single Supply
Temperature Range: –40°C to +125°C
100 pA Max @ 25°C Leakage Currents
85 Ω Typ On Resistance
Rail-to-Rail Operation
Fast Switching Times
Typical Power Consumption (<0.1 μW)
TTL/CMOS Compatible Inputs
14-Lead TSSOP Package

APPLICATIONS

Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Instruments
Communication Systems
Sample and Hold Systems
Remote-Powered Equipment
Audio and Video Signal Routing
**Relay Replacement**
Avionics

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of ±2.7 V to ±5.5 V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of ±1.5 pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85 Ω typ, which is matched to within 2 Ω between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

PRODUCT HIGHLIGHTS

1. Ultralow Charge Injection (Q_{INJ}: ±1.5 pC Typ over the Full Signal Range)

2. Leakage Current <0.5 nA max @ 85°C

3. Dual ±2.7 V to ±5.5 V or Single 2.7 V to 5.5 V Supply

4. Fully Specified to 125°C

5. Small 14-Lead TSSOP Package

REV. A

ADG604–SPECIFICATIONS

DUAL SUPPLY[1] (V_{DD} = +5 V ± 10%, V_{SS} = –5 V ± 10%, GND = 0 V. All specifications –40°C to +125°C unless otherwise noted.)

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{SS} to V_{DD}	V	
					V_{DD} = +4.5 V, V_{SS} = –4.5 V
On Resistance (R_{ON})	85			Ω Typ	V_S = ± 3 V, I_S = –1 mA,
	115	140	160	Ω Max	Test Circuit 1
On Resistance Match Between					
Channels (ΔR_{ON})	2			Ω Typ	V_S = ± 3 V, I_S = –1 mA
	4	5.5	6.5	Ω Max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	25			Ω Typ	V_S = ± 3 V, I_S = –1 mA
	40	55	60	Ω Max	
LEAKAGE CURRENTS					V_{DD} = +5.5 V, V_{SS} = –5.5 V
Source OFF Leakage I_S (OFF)	±0.01			nA Typ	V_S = ±4.5 V, V_D = ∓4.5 V,
	±0.1	±0.25	±4	nA Max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.01			nA Typ	V_S = ±4.5 V, V_D = ∓4.5 V,
	±0.1	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I_D, I_S (ON)	±0.01			nA Typ	V_S = V_D = ±4.5 V, Test Circuit 3
	±0.1	±0.5	±10	nA Max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V Min	
Input Low Voltage, V_{INL}			0.8	V Max	
Input Current					
I_{INL} or I_{INH}	0.005			µA Typ	V_{IN} = V_{INL} or V_{INH}
			±0.1	µA Max	
C_{IN}, Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	70			ns Typ	V_{S1} = +3 V, V_{S4} = –3 V, R_L = 300 Ω,
	100	120	150	ns Max	C_L = 35 pF, Test Circuit 4
t_{ON} Enable	80			ns Typ	R_L = 300 Ω, C_L = 35 pF
	105	130	150	ns Max	V_S = 3 V, Test Circuit 6
t_{OFF} Enable	30			ns Typ	R_L = 300 Ω, C_L = 35 pF
	45	55	65	ns Max	V_S = 3 V, Test Circuit 6
Break-Before-Make Time Delay, t_{BBM}	20			ns Typ	R_L = 300 Ω, C_L = 35 pF,
			10	ns Min	V_{S1} = V_{S2} = 3 V, Test Circuit 5
Charge Injection	–1			pC Typ	V_S = 0 V, R_S = 0 Ω, C_L = 1nF, Test Circuit 7
Off Isolation	–75			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz, Test Circuit 8
Channel-to-Channel Crosstalk	–70			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz, Test Circuit 10
Bandwidth –3 dB	280			MHz Typ	R_L = 50 Ω, C_L = 5 pF, Test Circuit 9
C_S (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
C_D, C_S (ON)	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = +5.5 V, V_{SS} = –5.5 V
I_{DD}	0.001			µA Typ	Digital Inputs = 0 V or 5.5 V
			1.0	µA Max	
Iss	0.001			µA Typ	Digital Inputs = 0 V or 5.5 V
			1.0	µA Max	

NOTES
[1]Y Version Temperature Range: –40°C to +125°C.

Specifications subject to change without notice.

SINGLE SUPPLY[1] (V_{DD} = 5 V ± 10%, V_{SS} = 0 V, GND = 0 V. All specifications –40°C to +125°C unless otherwise noted.)

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
					V_{DD} = 4.5 V, V_{SS} = 0 V
On Resistance (R_{ON})	210			Ω Typ	V_S = 3.5 V, I_S = –1 mA,
	290	350	380	Ω Max	Test Circuit 1
On Resistance Match Between					
Channels (ΔR_{ON})	3			Ω Typ	V_S = 3.5 V, I_S = –1 mA
		12	13	Ω Max	
LEAKAGE CURRENTS					V_{DD} = 5.5 V
Source OFF Leakage I_S (OFF)	±0.01			nA Typ	V_S = 1 V/4.5 V, V_D = 4.5 V/1 V,
	±0.1	±0.25	±4	nA Max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.01			nA Typ	V_S = 1 V/4.5 V, V_D = 4.5 V/1 V,
	±0.1	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I_D, I_S (ON)	±0.01			nA Typ	V_S = V_D = 4.5 V/1 V,
	±0.1	±0.5	10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.4	V Min	
Input Low Voltage, V_{INL}			0.8	V Max	
Input Current					
I_{INL} or I_{INH}	0.005			µA Typ	V_{IN} = V_{INL} or V_{INH}
			±0.1	µA Max	
C_{IN}, Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	90			ns Typ	V_{S1} = 3 V, V_{S4} = 0 V, R_L = 300 Ω,
	150	185	210	ns Max	C_L = 35 pF, Test Circuit 4
t_{ON} Enable	105			ns Typ	R_L = 300 Ω, C_L = 35 pF
	150	190	220	ns Max	V_S = 3 V, Test Circuit 6
t_{OFF} Enable	45			ns Typ	R_L = 300 Ω, C_L = 35 pF
	70	80	90	ns Max	V_S = 3 V, Test Circuit 6
Break-Before-Make Time Delay, t_{BBM}	30			ns Typ	R_L = 300 Ω, C_L = 35 pF,
			10	ns Min	V_{S1} = V_{S2} = 3 V, Test Circuit 5
Charge Injection	0.3			pC Typ	V_S = 0 V , R_S = 0 Ω, C_L = 1 nF,
					Test Circuit 7
Off Isolation	–65			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz,
					Test Circuit 8
Channel-to-Channel Crosstalk	–70			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz,
					Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	R_L = 50 Ω, C_L = 5 pF, Test Circuit 9
C_S (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
C_D, C_S (ON)	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 5.5 V
					Digital Inputs = 0 V or 5.5 V
I_{DD}	0.001			µA Typ	
			1.0	µA Max	

NOTES
[1]Y Version Temperature Range: –40°C to +125°C.

Specifications subject to change without notice.

ADG604–SPECIFICATIONS

SINGLE SUPPLY[1] (V_{DD} = 3 V ± 10%, V_{SS} = 0 V, GND = 0 V. All specifications –40°C to +125°C unless otherwise noted.)

Parameter	25°C	–40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V_{DD}	V	
On Resistance (R_{ON})	380	420	460	Ω Typ	V_{DD} = 2.7 V, V_{SS} = 0 V V_S = 1.5 V, I_S = –1 mA, Test Circuit 1
On Resistance Match Between Channels (ΔR_{ON})			5	Ω Typ	V_S = 1.5 V, I_S = –1 mA
LEAKAGE CURRENTS					V_{DD} = 3.3 V
Source OFF Leakage I_S (OFF)	±0.01			nA Typ	V_S = 1 V/3 V, V_D = 3 V/1 V,
	±0.1	±0.25	±4	nA Max	Test Circuit 2
Drain OFF Leakage I_D (OFF)	±0.01			nA Typ	V_S = 1 V/3 V, V_D = 3 V/1 V,
	±0.1	±0.5	±8	nA Max	Test Circuit 2
Channel ON Leakage I_D, I_S (ON)	±0.01			nA Typ	V_S = V_D = 1 V/3 V,
	±0.1	±0.5	±10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V Min	
Input Low Voltage, V_{INL}			0.8	V Max	
Input Current					
I_{INL} or I_{INH}	0.005			µA Typ	V_{IN} = V_{INL} or V_{INH}
			±0.1	µA Max	
C_{IN}, Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	170			ns Typ	V_{S1} = 2 V, V_{S4} = 0 V, R_L = 300 Ω,
	320	390	450	ns Max	C_L = 35 pF, Test Circuit 4
t_{ON} Enable	180			ns Typ	R_L = 300 Ω, C_L = 35 pF
	250	265	390	ns Max	V_S = 2 V, Test Circuit 6
t_{OFF} Enable	100			ns Typ	R_L = 300 Ω, C_L = 35 pF
	160	205	225	ns Max	V_S = 2 V, Test Circuit 6
Break-Before-Make Time Delay, t_{BBM}	100			ns Typ	R_L = 300 Ω, C_L = 35 pF,
			10	ns Min	V_{S1} = V_{S2} = 2 V, Test Circuit 5
Charge Injection	0.3			pC Typ	V_S = 0 V to 3.3 V, R_S = 0 Ω, C_L = 1 µF, Test Circuit 7
Off Isolation	–65			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz, Test Circuit 8
Channel-to-Channel Crosstalk	70			dB Typ	R_L = 50 Ω, C_L = 5 pF, f = 10 MHz, Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	R_L = 50 Ω, C_L = 5 pF, Test Circuit 9
C_S (OFF)	5			pF Typ	f = 1 MHz
C_D (OFF)	17			pF Typ	f = 1 MHz
C_D, C_S (ON)	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					V_{DD} = 3.3 V Digital Inputs = 0 V or 3.3 V
I_{DD}	0.001			µA Typ	
			1.0	µA Max	

NOTES
[1]Y Version Temperature Range: –40°C to +125°C.

Specifications subject to change without notice.

REV. A

ABSOLUTE MAXIMUM RATINGS[1]
(T_A = 25°C unless otherwise noted)

V_{DD} to V_{SS} . . . . 13 V
V_{DD} to GND . . . . –0.3 V to +6.5 V
V_{SS} to GND . . . . +0.3 V to –6.5 V
Analog Inputs[2] . . . . V_{SS} –0.3 V to V_{DD} + 0.3 V
Digital Inputs[2] . . . . –0.3 V to V_{DD} + 0.3 V or
. . . . 30 mA, Whichever Occurs First
Peak Current, S or D . . . . 20 mA
 (Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D . . . . 10 mA
Operating Temperature Range
 (Y Version) . . . . –40°C to +125°C
Storage Temperature Range . . . . –65°C to +150°C

Junction Temperature . . . . 150°C
TSSOP Package
 θ_{JA} Thermal Impedance . . . . 150°C/W
 θ_{JC} Thermal Impedance . . . . 27°C/W
Lead Temperature, Soldering (10 seconds) . . . . 300°C
 IR Reflow, Peak Temperature . . . . 220°C

NOTES
[1]Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability. Only one absolute
maximum rating may be applied at any one time.
[2]Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current
should be limited to the maximum ratings given.

PIN CONFIGURATION

NC = NO CONNECT

Table I. Truth Table

A1	A0	EN	ON Switch
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.

WARNING!
ESD SENSITIVE DEVICE

ADG604

V_{DD}	Most Positive Power Supply Potential
V_{SS}	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground at the device.
GND	Ground (0 V) Reference
I_{DD}	Positive Supply Current
I_{SS}	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
R_{ON}	Ohmic Resistance between D and S
ΔR_{ON}	On Resistance Match between any two channels, i.e., R_{ON} Max – R_{ON} Min
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of On resistance as measured over the specified analog signal range.
I_S (OFF)	Source Leakage Current with the Switch "OFF"
I_D (OFF)	Drain Leakage Current with the Switch "OFF"
I_D, I_S (ON)	Channel Leakage Current with the Switch "ON"
V_D, V_S	Analog Voltage on Terminals D, S
V_{INL}	Maximum Input Voltage for Logic "0"
V_{INH}	Minimum Input Voltage for Logic "1"
I_{INL} (I_{INH})	Input Current of the Digital Input
C_S (OFF)	Channel Input Capacitance for "OFF" Condition
C_D (OFF)	Channel Output Capacitance for "OFF" Condition
C_D, C_S (ON)	"On" Switch Capacitance
C_{IN}	Digital Input Capacitance
t_{ON} (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
t_{OFF} (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
$t_{TRANSITION}$	Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching from one address state to another.
t_{BBM}	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "On" switch.
Bandwidth	Frequency Response of the "On" Switch
Insertion Loss	Loss Due to the On Resistance of the Switch

REV. A

TPC 1. On Resistance vs. V_D (V_S), Dual Supply

TPC 2. On Resistance vs. V_D (V_S), Single Supply

TPC 3. On Resistance vs. V_D (V_S) for Different Temperatures, Dual Supply



TPC 4. On Resistance vs. V_D (V_S) for Different Temperatures, Single Supply

TPC 5. Leakage Currents vs. Temperature, Dual Supply

TPC 6. Leakage Currents vs. Temperature, Single Supply

ADG604

TPC 7. Charge Injection vs. Source Voltage

TPC 10. Crosstalk vs. Frequency

TPC 8. t_{ON}/t_{OFF} Times vs. Temperature

TPC 11. On Response vs. Frequency

TPC 9. Off Isolation vs. Frequency

REV. A

Test Circuits

Test Circuit 1. On Resistance

Test Circuit 2. Off Leakage

Test Circuit 3. On Leakage

Test Circuit 4. Switching Time of Multiplexer, $t_{TRANSITION}$


Test Circuit 5. Break-Before-Make Delay, t_{BBM}

Test Circuit 6. Enable Delay, t_{ON} (EN), t_{OFF} (EN)

ADG604

Test Circuit 7. Charge Injection

$$\text{OFF ISOLATION} = 20 \text{ LOG} \frac{V_{OUT}}{V_S}$$

Test Circuit 8. Off Isolation

$$\text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \text{ LOG} \frac{V_{OUT}}{V_S}$$

Test Circuit 10. Channel-to-Channel Crosstalk

$$\text{INSERTION LOSS} = 20 \text{ LOG} \frac{V_{OUT} \text{ WITH SWITCH}}{V_{OUT} \text{ WITHOUT SWITCH}}$$

Test Circuit 9. Bandwidth

REV. A

OUTLINE DIMENSIONS

COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 1. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions shown in millimeters

ORDERING GUIDE

Model[1]	Temperature Range	Package Description	Package Option
ADG604YRUZ	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG604YRUZ-REEL7	−40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

[1] Z = RoHS Compliant Part.

REVISION HISTORY

7/2018—Rev. 0 to Rev. A

2/2002—Revision 0: Initial Version

www.analog.com