


FTDI USB-JTAG




R49 : SWD via Debugger Connector
 R50 : JTAG via FTDI Programmer


- CONFIDENTIAL -
 THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT
 BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR
 MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM
 THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|--|----------------------------------|----------------------------------|--|---|--------------|
| Designed by M. Bernier | | Drawn by M. Bernier | | Project Name FCS-Murata-Cypress Dev kit Rev 1 | |
| Checked by H.Letourneau | | Approved by M. Bernier | | Title FTDI | |
| Size B | Dwg No. FEN-413458-SCH-R1 | Date 6/16/2017 | | Sheet 1 of 4 | Rev 1 |
| Variant: FCS-Murata-Cypress Dev kit | | | | | |


Arduino Connectors




PMOD Connector




USER Buttons




Mikro Bus Adaptor




Temperature Sensor




USER LEDs





RESET



MCU USB Device





Power Supply





- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------------|----------------------------------|--|--|---|--------------|
| Designed by M. Bernier | | Drawn by M. Bernier | | Project Name FCS-Murata-Cypress Dev kit Rev 1 | |
| Checked by H.Letourneau | | Approved by M. Bernier | | Title Power and Interconnect | |
| Size B | Dwg No. FEN-413458-SCH-R1 | Date 6/20/2017 | | Sheet 2 of 4 | Rev 1 |
| | | Variant: FCS-Murata-Cypress Dev kit | | | |


STM32F429ZIT6




Populate jumper for programming MCU through USB using ST utility



Serial Flash 8Mbit




Cortex-M Debug Connector (SWD)



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------------|-------------------------------------|----------------------------------|--|---|-----------------|
| Designed by M. Bernier | | Drawn by M. Bernier | | Project Name FCS-Murata-Cypress Dev kit Rev 1 | |
| Checked by H.Letourneau | | Approved by M. Bernier | | Title Microcontroller | |
| Size B | Dwg No. FEN-413458-SCH-R1 | Date 6/16/2017 | | Sheet 3 of 4 | Rev 1 |
| | | | | Variant: FCS-Murata-Cypress Dev kit | |

WiFi and Bluetooth Module



Do not populate matching network components

- CONFIDENTIAL -
 THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.


| | | | | | |
|-----------------------------------|----------------------------------|----------------------------------|--|---|--------------|
| Designed by M. Bernier | | Drawn by M. Bernier | | Project Name FCS-Murata-Cypress Dev kit Rev 1 | |
| Checked by H.Letourneau | | Approved by M. Bernier | | Title WiFi | |
| Size B | Dwg No. FEN-413458-SCH-R1 | Date 6/14/2017 | | Sheet 4 of 4 | Rev 1 |
| | | | | Variant: FCS-Murata-Cypress Dev kit | |

| Impedance Requirements | | | | | | |
|------------------------|--------------------|----------------------|--------------------------|----------------------|-------------------------------|----------------------|
| Layer | Impedance 50 Ohms | | Impedance 90 Ohms (Diff) | | Co-planar Waveguide : 50 Ohms | |
| | Trace Width (mils) | Trace Spacing (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Width (mils) | Trace Spacing (mils) |
| Top Layer | 9 mils | 8 mils | 9 mils | 9 mils | 10 mils | 30 mils |
| Bottom Layer | 9 mils | 8 mils | 9 mils | 9 mils | 10 mils | 30 mils |

| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|-------|----------------|---------------|-----------|----------|-------------------|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.10mil | | |
| 4 | Dielectric1 | FR-4 HTg | 6.00mil | 4.5 | |
| 5 | GND | Copper | 1.40mil | | |
| 6 | Dielectric3 | FR-4 HTg | 45.00mil | 4.5 | |
| 7 | Power | Copper | 1.40mil | | |
| 8 | Dielectric2 | FR-4 HTg | 6.00mil | 4.5 | |
| 9 | Bottom Layer | Copper | 2.10mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg Metal Core Other
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR FINISHED STACK-UP DETAIL
- PLATING - 0.5oz 0.75oz 1oz Other
- FINISH - HASL RoHS HASL Immersion Silver Immersion Tin ENIG
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
- GREEN WHITE BLUE Other
- SILKSCREEN - LPI - APPLY EPOXY BASED INK
- TOP/BOTTOM TOP ONLY BOTTOM ONLY NONE
- WHITE BLACK Other
- IMPEDANCE CONTROL - NO YES SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------|--|----------------------------|--|---|--|
| Designed by: M. Bernier | | Drawn by: M. Bernier | | Project # FCS-Murata-Cypress Dev kit | |
| Checked by: H.Letourneau | | Approved by: M. Bernier | | Title: FCS-Murata-Cypress Dev kit | |
| | | | | Size: B DWG NO: FEN-413458-PCB-R1 | |
| | | | | Date: 6/20/2017 | |
| | | | | REV: 1 Sheet 1 of 1 | |



Layers GND


Instructions (GMI6)

| Impedance Requirements | | | | | | |
|------------------------|--------------------|--------------------|--------------------------|--------------------|-------------------------------|----------------------|
| Layer | Impedance 50 Ohms | | Impedance 90 Ohms (Diff) | | Co-planar Waveguide : 50 Ohms | |
| | Trace Width (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Spacing (mils) |
| Top Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |
| Bottom Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |

| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|-------|----------------|---------------|-----------|----------|-------------------|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.10mil | | |
| 4 | Dielectric1 | FR-4 HTg | 6.00mil | 4.5 | |
| 5 | GND | Copper | 1.40mil | | |
| 6 | Dielectric3 | FR-4 HTg | 45.00mil | 4.5 | |
| 7 | Power | Copper | 1.40mil | | |
| 8 | Dielectric2 | FR-4 HTg | 6.00mil | 4.5 | |
| 9 | Bottom Layer | Copper | 2.10mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg Metal Core Other
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR FINISHED STACK-UP DETAIL
- PLATING - 0.5oz 0.75oz 1oz Other
- FINISH - HASL RoHS HASL Immersion Silver Immersion Tin ENIG
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
- GREEN WHITE BLUE Other
- SILKSCREEN - LPI - APPLY EPOXY BASED INK
- TOP/BOTTOM TOP ONLY BOTTOM ONLY NONE
- WHITE BLACK Other
- IMPEDANCE CONTROL - NO YES SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------|--|----------------------------|--|---|--|
| Designed by: M. Bernier | | Drawn by: M. Bernier | | Project # FCS-Murata-Cypress Dev kit | |
| Checked by: H.Letourneau | | Approved by: M. Bernier | | Title: FCS-Murata-Cypress Dev kit | |
| | | | | Size: B DWG NO: FEN-413458-PCB-R1 | |
| | | | | REV: 1 | |
| | | | | Date: 6/20/2017 | |
| | | | | Sheet 1 of 1 | |




| Impedance Requirements | | | | | | |
|------------------------|--------------------|--------------------|--------------------------|--------------------|-------------------------------|----------------------|
| Layer | Impedance 50 Ohms | | Impedance 90 Ohms (Diff) | | Co-planar Waveguide : 50 Ohms | |
| | Trace Width (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Spacing (mils) |
| Top Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |
| Bottom Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |

| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|-------|----------------|---------------|-----------|----------|-------------------|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.10mil | | |
| 4 | Dielectric1 | FR-4 HTg | 6.00mil | 4.5 | |
| 5 | GND | Copper | 1.40mil | | |
| 6 | Dielectric3 | FR-4 HTg | 45.00mil | 4.5 | |
| 7 | Power | Copper | 1.40mil | | |
| 8 | Dielectric2 | FR-4 HTg | 6.00mil | 4.5 | |
| 9 | Bottom Layer | Copper | 2.10mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg Metal Core Other
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR FINISHED STACK-UP DETAIL
- PLATING - 0.5oz 0.75oz 1oz Other
- FINISH - HASL RoHS HASL Immersion Silver Immersion Tin ENIG
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
- GREEN WHITE BLUE Other
- SILKSCREEN - LPI - APPLY EPOXY BASED INK
- TOP/BOTTOM TOP ONLY BOTTOM ONLY NONE
- WHITE BLACK Other
- IMPEDANCE CONTROL - NO YES SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------|--|----------------------------|--|---|--|
| Designed by: M. Bernier | | Drawn by: M. Bernier | | Project # FCS-Murata-Cypress Dev kit | |
| Checked by: H.Letourneau | | Approved by: M. Bernier | | Title: FCS-Murata-Cypress Dev kit | |
| | | | | Size: B DWG NO: FEN-413458-PCB-R1 | |
| | | | | Date: 6/20/2017 | |
| | | | | REV: 1 Sheet 1 of 1 | |




| Layer | Impedance Requirements | | | | |
|--------------|---|---|--------|--|---------|
| | Impedance 50 Ohms Trace Width (mils) | Impedance 90 Ohms (Diff) Trace Width (mils) Trace Spacing (mils) | | Co-planar Waveguide : 50 Ohms Trace Width (mils) Trace Spacing (mils) | |
| Top Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils |
| Bottom Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils |

| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|-------|----------------|---------------|-----------|----------|-------------------|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.10mil | | |
| 4 | Dielectric1 | FR-4 HTg | 6.00mil | 4.5 | |
| 5 | GND | Copper | 1.40mil | | |
| 6 | Dielectric3 | FR-4 HTg | 45.00mil | 4.5 | |
| 7 | Power | Copper | 1.40mil | | |
| 8 | Dielectric2 | FR-4 HTg | 6.00mil | 4.5 | |
| 9 | Bottom Layer | Copper | 2.10mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

NOTES: < UNLESS OTHERWISE SPECIFIED >

- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg Metal Core Other
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR FINISHED STACK-UP DETAIL
- PLATING - 0.5oz 0.75oz 1oz Other
- FINISH - HASL RoHS HASL Immersion Silver Immersion Tin ENIG
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
- GREEN WHITE BLUE Other
- SILKSCREEN - LPI - APPLY EPOXY BASED INK
- TOP/BOTTOM TOP ONLY BOTTOM ONLY NONE
- WHITE BLACK Other
- IMPEDANCE CONTROL - NO YES SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|-----------------------------|--|----------------------------|--|---|--|
| Designed by: M. Bernier | | Drawn by: M. Bernier | | Project # FCS-Murata-Cypress Dev kit | |
| Checked by: H.Letourneau | | Approved by: M. Bernier | | Title: FCS-Murata-Cypress Dev kit | |
| | | | | Size: B DWG NO: FEN-413458-PCB-R1 | |
| | | | | Date: 6/20/2017 | |
| | | | | REV: 1 Sheet 1 of 1 | |




| Impedance Requirements | | | | | | |
|------------------------|--------------------|--------------------|--------------------------|--------------------|-------------------------------|----------------------|
| Layer | Impedance 50 Ohms | | Impedance 90 Ohms (Diff) | | Co-planar Waveguide : 50 Ohms | |
| | Trace Width (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Width (mils) | Trace Spacing (mils) | Trace Spacing (mils) |
| Top Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |
| Bottom Layer | 9 mils | 8 mils | 9 mils | 10 mils | 30 mils | |

| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|-------|----------------|---------------|-----------|----------|-------------------|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.10mil | | |
| 4 | Dielectric1 | FR-4 HTg | 6.00mil | 4.5 | |
| 5 | GND | Copper | 1.40mil | | |
| 6 | Dielectric3 | FR-4 HTg | 45.00mil | 4.5 | |
| 7 | Power | Copper | 1.40mil | | |
| 8 | Dielectric2 | FR-4 HTg | 6.00mil | 4.5 | |
| 9 | Bottom Layer | Copper | 2.10mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

NOTES: < UNLESS OTHERWISE SPECIFIED >


- BOARD SPECS - BOARD SHALL BE MANUFACTURED TO MEET ALL SPECS DEFINED UNDER IPC-A-600 (LATEST REVISION)
- BASE MATERIAL - FR4 High Tg Metal Core Other
- Tg for LAMINATE AND PREPREG SHALL BE GREATER THAN OR EQUAL TO 170°C
- COPPER FOIL WEIGHT - SEE TABLE FOR FINISHED STACK-UP DETAIL
- PLATING - 0.5oz 0.75oz 1oz Other
- FINISH - HASL RoHS HASL Immersion Silver Immersion Tin ENIG
Other
- SOLDER MASK - APPLY SOLDER MASK AS PER SPECIFIED IPC-SM-840 ON PCB OVER BARE COPPER
- GREEN WHITE BLUE Other
- SILKSCREEN - LPI - APPLY EPOXY BASED INK
- TOP/BOTTOM TOP ONLY BOTTOM ONLY NONE
- WHITE BLACK Other
- IMPEDANCE CONTROL - NO YES SEE TABLE FOR DETAIL
- ELECTRICAL TEST - 100% IPC-D-356B
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP
- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM
- GERBER FILES - SUPPLIED GERBER FILES MUST NOT BE MODIFIED WITHOUT PRIOR PERMISSION FROM THE CLIENT
- LOGO - ONLY LOGOS SUPPLIED IN GERBER FILES WILL BE ACCEPTED ON PCB
- TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOARD AREA, EXCEPT THOSE INDICATED IN THE DRILL LEGEND
- REGISTRATION - REGISTRATION OF PATTERNS TO BE WITHIN +/- .005 LOCATION OF PATTERN ON BOARD TO DIMENSION SHOWN



- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE WHATSOEVER OR USED FOR MANUFACTURING PURPOSES WITHOUT PRIOR WRITTEN PERMISSION FROM THE FUTURE ELECTRONICS CORPORATION.

| | | | | | |
|--------------------------|--|-------------------------|--|--------------------------------------|--|
| Designed by: M. Bernier | | Drawn by: M. Bernier | | Project # FCS-Murata-Cypress Dev kit | |
| Checked by: H.Letourneau | | Approved by: M. Bernier | | Title: FCS-Murata-Cypress Dev kit | |
| | | | | Size: B DWG NO: FEN-413458-PCB-R1 | |
| | | | | Date: 6/20/2017 | |
| | | | | REV: 1 Sheet 1 of 1 | |





FUTURE
Connectivity Solutions

CYPRESS
EMBEDDED IN TOMORROW™

mikro
BUS

muRata

nebula

Wi-Fi
Current



NEB1DX-01

SC1 SDA AREF GND D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

J4 GND NE+ 30M 30M 30M SC C RS A
J6 GND +5V SDA SCL TX RX INT PWR

IRF RST 3V3 5V GND GND Vin ADD AD1 AD2 AD3 AD4 AD5

FTDI-JTAG
R33: JTAG via USB Debug connector (J7)
R38: JTAG/SWD via MCU connector (P2)

MCU Bootloader mode enable

RESET

BUTTON 1

BUTTON 2

USB MCU

5V Input Selection

USB DEBUG

2-3: 5V USB MCU
1-2: 5V USB DEBUG

FTDI-UART LED4 R20

MCU JTAG/SWD

FTDI-JTAG

THERM

MOD1

SW3

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5

LED1

LED2

RESET

SW1

SW2

LED5