









XILINX INC. 2100 Logic Drive San Jose California USA 95124		
AUDIO POWER AMPLIFIER		
Size B	Document Number XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	Rev C
Date: Thursday, November 11, 2004 Sheet 1 of 38		










XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
AC97 AUDIO PROCESSOR		
Size B	Document Number	Rev C
XUP VIRTEX-II Pro DEVELOPMENT SYSTEM		
Date:	Thursday, November 11, 2004	Sheet 2 of 38















XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
CLOCKS		
Size	Document Number	Rev
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	C
Date:	Thursday, November 11, 2004	Sheet 4 of 38

XILINX INC. 2100 Logic Drive San Jose California USA 95124		
SDRAM DIMM SOCKET		
Size	Document Number	Rev
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	C
Date:	Thursday, November 11, 2004	Sheet 5 of 38



THE VTT IS SPLIT INTO TWO ISLANDS EACH WITH A TERMINATION GENERATOR. THE SPLIT IS REQUIRED TO SUPPORT A CONTINUOUS CASE OF THE SDRAM BUSS CONSTANTLY DRIVEN HIGH OR LOW.





HFJ11-2450E

DEFAULT TO AUTO
NEGOTIATE 10/100Mbps
FULL/HALF DUPLEX

VCC CONNECTION ALLOWS
FOR THE USE OF DS2411P

MAC ADDRESS






SELECT THE TDO FROM THE EXPANSION BOARD IF PRESENT. THE EXPANSION BOARD WILL PULL UP JTAG_EXP_SEL.




The JTAG programming chain is SYSTEM_TDI -> Platform FLASH -> SystemACE controller -> FPGA -> Digilent Expansion (if present) -> High Speed Expansion (if present) -> SystemACE controller -> SYSTEM_TDO.

XILINX INC. 2100 Logic Drive San Jose California USA 95124		
EXPANSION PORTS		
Title	Document Number	
Size	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	Rev C
Date:	Thursday, November 11, 2004	Sheet 8 of 38

PLACE DCI RESISTORS ON TOP SIDE



SDRAM_CLOCK_FEEDBACK_LOOP






XILINX INC. 2100 Logic Drive San Jose California USA 95124


Title: **BANK0 IOS**

Size: Document Number: XUP VIRTEX-II Pro DEVELOPMENT SYSTEM Rev: C



Date: Thursday, November 11, 2004 Sheet: 9 of 38



			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		BANK1 IOS			
Size	Document Number			Rev C	
		XUP VIRTEX-II Pro DEVELOPMENT SYSTEM			
Date:	Thursday, November 11, 2004	Sheet	10	of	38



XILINX INC. 2100 Logic Drive San Jose California USA 95124			
Title		BANK2 IOS	
Size	Document Number	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	
Date:	Thursday, November 11, 2004	Sheet	11 of 38
		Rev	C




XILINX INC. 2100 Logic Drive San Jose California USA 95124

Title BANK3 IOS		
Size	Document Number	Rev C
Date:	Thursday, November 11, 2004	Sheet 12 of 38

PLACE DCI RESISTORS ON TOP SIDE


U1E
BANK 4




XC2VP_FF896


NC ON P7

		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
Title		BANK4 IOS	
Size	Document Number	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	
Date:	Thursday, November 11, 2004	Sheet	13 of 38
		Rev	C



XC2VP_FF896
PLACE DCI RESISTORS ON TOP SIDE

			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		BANK5 IOS			
Size	Document Number			Rev	
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM			C	
Date:	Thursday, November 11, 2004		Sheet	14 of 38	



PLACE DCI RESISTORS ON TOP SIDE

U1G
CORNER

BANK 6




AK28	IO_L01P_6/VRN_6
AJ28	IO_L01N_6/VRP_6
AH26	IO_L02P_6
AG26	IO_L02N_6
AH29	IO_L03P_6
AH30	IO_L03N_6/VREF_6
AH27	IO_L04P_6
AG28	IO_L04N_6
AD25	IO_L05P_6
AD26	IO_L05N_6
AG29	IO_L06P_6
AG30	IO_L06N_6
AF25	IO_L31P_6
AF26	IO_L31N_6
AB23	IO_L32P_6
AB24	IO_L32N_6
AE27	IO_L33P_6
AE28	IO_L33N_6/VREF_6
AF27	IO_L34P_6
AF28	IO_L34N_6
AC25	IO_L35P_6
AC26	IO_L35N_6
AF29	IO_L36P_6
AF30	IO_L36N_6
AD27	IO_L37P_6
AD28	IO_L37N_6
AA23	IO_L38P_6
AA24	IO_L38N_6
AE29	IO_L39P_6
AE30	IO_L39N_6/VREF_6
AB25	IO_L40P_6
AB26	IO_L40N_6
Y23	IO_L41P_6
Y24	IO_L41N_6
AD29	IO_L42P_6
AD30	IO_L42N_6
AC27	IO_L43P_6
AC28	IO_L43N_6
AA25	IO_L44P_6
AA26	IO_L44N_6
AC29	IO_L45P_6
AB29	IO_L45N_6/VREF_6
AB27	IO_L46P_6
AB28	IO_L46N_6
W23	IO_L47P_6
W24	IO_L47N_6
AA27	IO_L48P_6
AA28	IO_L48N_6
Y26	IO_L49P_6
Y27	IO_L49N_6
W25	IO_L50P_6
W26	IO_L50N_6
AB30	IO_L51P_6
AA30	IO_L51N_6/VREF_6
W27	IO_L52P_6
W28	IO_L52N_6
V23	IO_L53P_6
V24	IO_L53N_6
AA29	IO_L54P_6
Y29	IO_L54N_6
V25	IO_L55P_6
V26	IO_L55N_6
U23	IO_L56P_6
U24	IO_L56N_6
Y30	IO_L57P_6
W30	IO_L57N_6/VREF_6
V27	IO_L58P_6
V28	IO_L58N_6
U22	IO_L59P_6
T22	IO_L59N_6
W29	IO_L60P_6
V29	IO_L60N_6
U26	IO_L85P_6
U27	IO_L85N_6
T23	IO_L86P_6
T24	IO_L86N_6
U28	IO_L87P_6
U29	IO_L87N_6/VREF_6
T27	IO_L88P_6
T28	IO_L88N_6
T25	IO_L89P_6
T26	IO_L89N_6
V30	IO_L90P_6
U30	IO_L90N_6

CENTER

XC2VP_FF896

NC ON P7





XILINX INC. 2100 Logic Drive San Jose California USA 95124

BANK7 IOS


Size Document Number Rev C

XUP VIRTEX-II Pro DEVELOPMENT SYSTEM

Date: Thursday, November 11, 2004 Sheet 16 of 38


XC2VP_FF896

The JTAG programming chain is SYSTEM_TDI -> Platform FLASH -> SystemACE controller -> FPGA -> Digilent Expansion (if present) -> High Speed Expansion (if present) -> SystemACE controller -> SYSTEM_TDO.




MODE PINS SWITCH BETWEEN MASTER SELECTMAP FOR CONFIGURATION FROM PLATFORM FLASH AND JTAG ONLY FOR CONFIGURATION FROM SYSTEMACE


"DONE"
PLACE LED AT THE RELOAD/RESET SWITCH








XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title CONFIGURATION		
Size	Document Number XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	Rev C
Date:	Thursday, November 11, 2004	Sheet 17 of 38



DISTRIBUTE CAPS EVENLY ON ALL BANKS


			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title FPGA VAUX CAPS		
Size	Document Number			Rev	
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM			C	
Date:	Thursday, November 11, 2004		Sheet	18	of 38



DISTRIBUTE CAPS EVENLY ON ALL BANKS



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
FPGA VCCO CAPS		
Size	Document Number	Rev
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	C
Date:	Thursday, November 11, 2004	Sheet 19 of 38




"1.5V OK"

"1.5V DISABLE"

PLACE TERMINALS AT THE BOARD EDGE

FOR NORMAL OPERATION
INSTALL 3 SHORTING PLUGS
REMOVE SHORTING PLUGS
FOR CURRENT MONITORING OR
APPLICATION OF EXTERNAL POWER
AT THE TERMINALS


THE POWERPAD IS TIED TO AGND
FOLLOW THE LAYOUT GUIDELINES IN THE DATA SHEET
CONNECT AGND2 TO GND AT PIN 1
PROVIDE A COPPER HEATSINK OF AT LEAST 2 SQ
INCHES ON TOP AND BOTTOM LAYERS




		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title FPGA VINT	
Size	Document Number	Rev C	
Date:	Thursday, November 11, 2004	Sheet	20 of 38







DISTRIBUTE CAPS EVENLY ON ALL BANKS

			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title FPGA VINT CAPS		
Size	Document Number		XUP VIRTEX-II Pro DEVELOPMENT SYSTEM		Rev C
Date: Thursday, November 11, 2004			Sheet	21	of 38




The JTAG programming chain is SYSTEM_TDI -> Platform FLASH -> SystemACE controller -> FPGA -> Digilent Expansion(if present) -> High Speed Expansion (if present) -> SystemACE controller -> SYSTEM_TDO.




SDRAM NET LENGTH MATCHING			
SIGNAL GROUP	MIN LENGTH	MAX LENGTH	NOTES
Command to Clock SDRAM_A[13:0] to SDRAM_CKn SDRAM_DM[7:0] to SDRAM_CKn SDRAM_RAS_Z to SDRAM_CKn SDRAM_CAS_Z to SDRAM_CKn SDRAM_WE_Z to SDRAM_CKn SDRAM_BA0 to SDRAM_CKn SDRAM_BA1 to SDRAM_CKn	SDRAM_CKn (MAX) - 2"	SDRAM_CKn (MIN) - 0.5"	MIN SPACING TO NON SDRAM SIGNALS 20 mils TRACE WIDTH 5 mils TRACE SPACING 12 mils (edge to edge)
Control to Clock SDRAM_CKE0 to SDRAM_CKn SDRAM_CKE1 to SDRAM_CKn SDRAM_S0_Z to SDRAM_CKn SDRAM_S1_Z to SDRAM_CKn	SDRAM_CKn (MAX) - 2"	SDRAM_CKn (MIN) - 0.5"	MIN SPACING TO NON SDRAM SIGNALS 20 mils TRACE WIDTH 5 mils TRACE SPACING 12 mils (edge to edge)
Strobe to Clock SDRAM_DQS8 to SDRAM_CKn SDRAM_DQS7 to SDRAM_CKn SDRAM_DQS6 to SDRAM_CKn SDRAM_DQS5 to SDRAM_CKn SDRAM_DQS4 to SDRAM_CKn SDRAM_DQS3 to SDRAM_CKn SDRAM_DQS2 to SDRAM_CKn SDRAM_DQS1 to SDRAM_CKn SDRAM_DQS0 to SDRAM_CKn	SDRAM_CKn (MAX) - 2"	SDRAM_CKn (MIN) + 1"	MIN SPACING TO NON SDRAM SIGNALS 20 mils TRACE WIDTH 5 mils TRACE SPACING 15 mils (edge to edge)
Data to Strobe SDRAM_CB[7:0] to SDRAM_DQS8 SDRAM_DQ[63:56] to SDRAM_DQS7 SDRAM_DQ[55:48] to SDRAM_DQS6 SDRAM_DQ[47:40] to SDRAM_DQS5 SDRAM_DQ[39:32] to SDRAM_DQS4 SDRAM_DQ[31:24] to SDRAM_DQS3 SDRAM_DQ[23:16] to SDRAM_DQS2 SDRAM_DQ[15:8] to SDRAM_DQS1 SDRAM_DQ[7:0] to SDRAM_DQS0	SDRAM_DQS8 - 25 mils SDRAM_DQS7 - 25 mils SDRAM_DQS6 - 25 mils SDRAM_DQS5 - 25 mils SDRAM_DQS4 - 25 mils SDRAM_DQS3 - 25 mils SDRAM_DQS2 - 25 mils SDRAM_DQS1 - 25 mils SDRAM_DQS0 - 25 mils	SDRAM_DQS8 + 25 mils SDRAM_DQS7 + 25 mils SDRAM_DQS6 + 25 mils SDRAM_DQS5 + 25 mils SDRAM_DQS4 + 25 mils SDRAM_DQS3 + 25 mils SDRAM_DQS2 + 25 mils SDRAM_DQS1 + 25 mils SDRAM_DQS0 + 25 mils	MIN SPACING TO NON SDRAM SIGNALS 20 mils TRACE WIDTH 5 mils TRACE SPACING 12 mils (edge to edge) MINIMUM TRACE LENGTH 1.5"
Differential Clock Length SDRAM_CK0_Z to SDRAM_CK0 SDRAM_CK1_Z to SDRAM_CK1 SDRAM_CK2_Z to SDRAM_CK2	SDRAM_CK0 - 10 mils SDRAM_CK1 - 10 mils SDRAM_CK2 - 10 mils	SDRAM_CK0 + 10 mils SDRAM_CK1 + 10 mils SDRAM_CK2 + 10 mils	ROUTE AS 100 OHM DIFFERENTIAL MIN SPACING TO OTHER SDRAM SIGNALS 20 mils MIN SPACING TO NON SDRAM SIGNALS 20 mils TRACE WIDTH 8 mils TRACE SPACING 5 mils (edge to edge)
Clock to Clock Length SDRAM_CKm to SDRAM_CKn SDRAM_CLOCK_FEEDBACK_LOOP	SDRAM_CKn - 20 mils	SDRAM_CKn + 20 mils	MINIMUM TRACE LENGTH 3.5"

SIGNAL GROUP	MIN LENGTH	MAX LENGTH	NOTES
Differential Net Lengths MGT_CLK_N to MGT_CLK_P EXTERNAL_CLOCK_N to EXTERNAL_CLOCK_P MGT_TXN to MGT_TXP MGT_RXN to MGT_RXP SATA_PRT0_TXN to SATA_PRT0_TXP SATA_PRT0_RXN to SATA_PRT0_RXP SATA_PRT1_TXN to SATA_PRT1_TXP SATA_PRT1_RXN to SATA_PRT1_RXP SATA_PRT2_TXN to SATA_PRT2_TXP SATA_PRT2_RXN to SATA_PRT2_RXP SATA_PORT0_TXN to SATA_PORT0_TXP SATA_PORT1_TXN to SATA_PORT1_TXP SATA_PORT2_TXN to SATA_PORT2_TXP	MGT_CLK_P - 10 mils EXTERNAL_CLOCK_P - 10 mils MGT_TXP - 10 mils MGT_RXP - 10 mils SATA_PRT0_TXP - 10 mils SATA_PRT0_RXP - 10 mils SATA_PRT1_TXP - 10 mils SATA_PRT1_RXP - 10 mils SATA_PRT2_TXP - 10 mils SATA_PRT2_RXP - 10 mils SATA_PORT0_TXP - 10 mils SATA_PORT1_TXP - 10 mils SATA_PORT2_TXP - 10 mils	MGT_CLK_P + 10 mils EXTERNAL_CLOCK_P + 10 mils MGT_TXP + 10 mils MGT_RXP + 10 mils SATA_PRT0_TXP + 10 mils SATA_PRT0_RXP + 10 mils SATA_PRT1_TXP + 10 mils SATA_PRT1_RXP + 10 mils SATA_PRT2_TXP + 10 mils SATA_PRT2_RXP + 10 mils SATA_PORT0_TXP + 10 mils SATA_PORT1_TXP + 10 mils SATA_PORT2_TXP + 10 mils	ROUTE AS 100 OHM DIFFERENTIAL MIN SPACING TO OTHER SIGNALS 20 mils TRACE WIDTH 8 mils TRACE SPACING 5 mils (edge to edge) INCLUDE THE "R", "C" and FPGA ballout lengths



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title MGT FILTERS & POWER		
Size	Document Number	Rev
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	C
Date:	Thursday, November 11, 2004	Sheet 25 of 38



PLACE LED AT THE RELOAD/RESET SWITCH

"RELOAD PS ERROR"



PLACE SW1 BESIDE SW8
THE CONFIG SELECT SWITCH

"RESET/RELOAD"

100 uSEC PULSE ON PROCESOR_RESET_Z
WHEN SW1 IS PRESSED FOR LESS THAN 2 SEC.

200 mSEC PULSE ON RESET_Z ON POWER UP
OR WHEN SW1 IS PRESSED FOR MORE THAN 2 SEC.


PLACE TERMINALS AT THE BOARD EDGE



0.375 8-32 HEX STANDOFF



0.375 8-32 HEX STANDOFF



1.750 8-32 HEX STANDOFF




1.750 8-32 HEX STANDOFF



1.750 8-32 HEX STANDOFF



1.750 8-32 HEX STANDOFF





0.375 8-32 HEX STANDOFF



0.375 8-32 HEX STANDOFF






XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title POWER MONITOR & RESET GENERATION		
Size	Document Number XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	Rev C
Date:	Thursday, November 11, 2004	Sheet 26 of 38



XILINX INC. 2100 Logic Drive San Jose California USA 95124

Title		
PS/2 PORTS		
Size B	Document Number	Rev C
Date: Thursday, November 11, 2004		Sheet 27 of 38



HOST

TARGET

HOST

A

SERIAL ATA

SERIAL ATA


SERIAL ATA

SMA_CON



SMA_CON

SMA_CON

SMA_CON






THE BOTTOM SIDE MGTs ARE UNUSED






ALL TX/RX PAIRS TO BE MATCHED IN LENGTH AND ROUTED AS 100 OHM DIFFERENTIAL PAIRS


TOP MGTs






XILINX INC. 2100 Logic Drive San Jose California USA 95124		
SVGA OUTPUT		
Title	Document Number	
Size B	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	Rev C
Date:	Thursday, November 11, 2004	Sheet 30 of 38



			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title		
Size B	Document Number				Rev C
Date: Thursday, November 11, 2004				Sheet	31 of 38


COMPACT FLASH CONNECTOR

SystemACE CONTROLLER




SYSTEM ACE CONTROLLER U2B


CONFIGURATION SELECT





XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title	SYSTEMACE COMPACT FLASH PORT	
Size	Document Number	Rev
	XUP VIRTEX-II Pro DEVELOPMENT SYSTEM	C
Date:	Thursday, November 11, 2004	Sheet 32 of 38

The JTAG programming chain is SYSTEM_TDI -> Platform FLASH -> SystemACE controller -> FPGA -> Digilent Expansion(if present) -> High Speed Expansion (if present) -> SystemACE controller -> SYSTEM_TDO.







The JTAG programming chain is SYSTEM_TDI -> Platform FLASH -> SystemACE controller -> FPGA -> Digilent Expansion(if present) -> High Speed Expansion (if present) -> SystemACE controller -> SYSTEM_TDO.



Drive the CF pin on the PROM LOW during reset to resample the version pins.





FOR NORMAL OPERATION INSTALL A JUMPER TO FPGA_DONE. TO ALLOW FOR PROCESSOR CODE TO BE LOADED AFTER THE CONFIG DATA INSERT THE JUMPER TO GROUND.




TO BYPASS THE PLATFORM FLASH REMOVE R227 AND INSTALL R228

PLACE THE POWERON FPGA CONFIGURATION IN THIS PROM

THE PLATFORM USB CABLE DETAILS HAVE BEEN REMOVED FROM THIS SCHEMATIC BECAUSE IT IS XILINX CONFIDENTIAL







"GOLDEN CONFIG" PLACE LED AT THE PROM




"CONFIG FROM PROM" PLACE LED AT THE PROM

"CONFIG FROM CF" PLACE LED AT THE CF CONNECTOR









PLACE TERMINALS AT THE BOARD EDGE

FOR NORMAL OPERATION
INSTALL 3 SHORTING PLUGS
REMOVE SHORTING PLUGS
FOR CURRENT MONITORING OR
APPLICATION OF EXTERNAL POWER
AT THE TERMINALS

"2.5V DISABLE"
INSTALL SHORTING PLUG
TO DISABLE THE POWER SUPPLY
FOR APPLICATION OF EXTERNAL
POWER

THE POWERPAD IS TIED TO AGND
FOLLOW THE LAYOUT GUIDELINES IN THE DATA SHEET
CONNECT AGND3 TO GND AT PIN 1
PROVIDE A COPPER HEATSINK OF AT LEAST 2 SQ
INCHES ON TOP AND BOTTOM LAYERS





PLACE TERMINALS AT THE BOARD EDGE

FOR NORMAL OPERATION
INSTALL 3 SHORTING PLUGS
REMOVE SHORTING PLUGS
FOR CURRENT MONITORING OR
APPLICATION OF EXTERNAL POWER
AT THE TERMINALS

"3V3 DISABLE"
INSTALL SHORTING PLUG
TO DISABLE THE POWER SUPPLY
FOR APPLICATION OF EXTERNAL
POWER

THE POWERPAD IS TIED TO AGND
FOLLOW THE LAYOUT GUIDELINES IN THE DATA SHEET
CONNECT AGND1 TO GND AT PIN 1
PROVIDE A COPPER HEATSINK OF AT LEAST 2 SQ
INCHES ON TOP AND BOTTOM LAYERS

