


REV	ECO	Comments	Date

NOTE UNLESS OTHERWISE SPECIFIED:

- Base Material 370HR, RoHS compliant and compatible.
- PCB Lay-up: 0.062 inches +/-0.007" Finished Board Thickness.
- PCB Construction: 4 layers. This construction shall be as detailed per Layer Stackup Table.
- Conductive Pattern Finish: IPC ENIG (Au over Ni).
- Soldermask: Soldermask over bare copper, \*RED\* both sides.  
Soldermask shall be in accordance with IPC-SM-840 Class T.  
There shall be no soldermask on any land.
- Silkscreen: DO NOT clear silkscreen (legend) from tented vias.  
Top side with white, permanent, non-conductive ink.  
Bottom side is to be the same, if present.  
There shall be no ink on any exposed land.
- Board fabrication acceptance shall meet IPC-6012-B Class 2 workmanship requirements.
- Minimum copper plate in all holes to be 0.001 inches.
- Copper thieving may be added by the PCB fabricator on inner and outer signal layers to assist the plating process ONLY IF:
  - All thieving pads are kept at least 55 mils from other features.
  - The thieving pattern is made up of individual and separate pads. (No hatching, grids, or lines allowed.)
- Ref.: Minimum Conductor Width/Spacing: 7mil/6mil.
- All Artwork is viewed through the PC Board.
- PCB must be tested per IPC-9252 Class 2. Any deviation from this requirement must have written authorization from Microchip Technology Inc.
- Vendor ID, UL rating, date code and/or lot number must appear on this board in copper located as shown on bottom side.
- Finished drill hole size tolerances unless otherwise specified:
  - Under 0.021 inches - +0.003/-0.006
  - 0.021 to 0.090 inches - +/-0.003
  - Over 0.090 inches - +/-0.006
- Traces shall finish at the artwork width, +/- 1 mil.



3.

Layer	Name	Material	Thickness	Constant	Board Layer Stack
	Top Overlay				
	Top Solder	Solder Resist	0.40mil	3.5	
1	Top Layer	Copper	1.40mil		
	Dielectric1	370HR(1PLY 1080&1PLY 106)	4.30mil	4.2	
2	Layer 2	Copper	1.42mil		
	Dielectric 3	370 HR	46.00mil	4.3	
3	Layer 3	Copper	1.42mil		
	Dielectric 2	370HR(1PLY 1080&1PLY 106)	4.30mil	4.3	
4	Bottom Layer	Copper	1.40mil		
	Bottom Solder	Solder Resist	0.39mil	3.5	
	Bottom Overlay				

	<b>UPD301 EVB (SRC)</b>		<small>PROJECT PART NUMBER: EVB-UPD301-SRC</small>
	<small>PCB DESIGNER:</small> Jennifer Hancock	<small>GERBER FILE:</small> Fab Drawing (Bottom,Top Layer)	
	<small>ENGINEER:</small> Mick Davis	<small>REV:</small> 04-11033	<small>DATE:</small> 04-11033 -D 8/22/2019
	<small>FILE NAME:</small> UNG_8170_EVB_UPD301_SRC_C_PcbDoc	<small>LAYER NAME:</small>	<small>REV:</small> 1.0