

# TLD7002-16ES

## User manual

LITIX™ Pixel Rear  
Multi-channel LED driver  
Z8F80149299

## About this document

### Scope and purpose

In the following chapters, the OTP registers and the volatile registers are described. The relations between the static OTP configuration and the run time configuration are reported. Both register types are accessible via the high speed lighting interface (HSLI).

### Intended audience

Software engineers, hardware engineers

## Table of contents

	<b>About this document</b> .....	1
	<b>Table of contents</b> .....	1
<b>1</b>	<b>Register functional description</b> .....	4
1.1	Output channels duty cycle .....	5
1.2	Output channels current and slew rate set .....	5
1.3	ADC conversion registers .....	6
1.4	Diagnosis feedback registers .....	6
1.5	Diagnosis configuration registers .....	6
1.6	HSLI interface configuration .....	8
1.7	OTP register key for emulation and write .....	9
1.8	OTP emulation and write procedure status .....	9
1.9	Outputs duty cycle values stored in the OTP memory .....	9
1.10	Output PWM frequency and phase shift .....	10
1.11	Voltage regulator feedback feature .....	10
1.12	Power shift feature .....	11
1.13	GPINn configuration .....	11
1.14	CRC protection .....	12
<b>2</b>	<b>Register Overview - HSLI (ascending Offset Address)</b> .....	13
<b>3</b>	<b>Volatile registers</b> .....	16
3.1	LD_PWM_DC_CFG .....	17
3.2	LD_PWM_DAC_CFG .....	18
3.3	DIAG_SLS_CFG .....	19
3.4	TH_OVLD_CFG .....	20

Table of contents

3.5	LD_ADC_VFWD .....	21
3.6	VLED .....	22
3.7	VS .....	23
3.8	VOUT_MIN .....	24
3.9	VGPIN0 .....	25
3.10	VGPIN1 .....	26
3.11	OVLD Status .....	27
3.12	DTS Status .....	28
3.13	Reconfirmation status .....	29
3.14	PMU Diagnostic .....	30
3.15	HSLI Timing .....	31
3.16	OTP_EMULATION .....	32
3.17	OTP_WRITE .....	33
3.18	OTP_STATUS .....	34
<b>4</b>	<b>OTP registers .....</b>	<b>36</b>
4.1	OTP_PWM_DC_GPIN1_0 .....	36
4.2	OTP_PWM_DC_GPIN1_1 .....	37
4.3	OTP_PWM_DC_GPIN1_2 .....	38
4.4	OTP_PWM_DC_GPIN1_3 .....	39
4.5	OTP_PWM_DC_GPIN1_4 .....	40
4.6	OTP_PWM_DC_GPIN1_5 .....	41
4.7	OTP_PWM_DC_GPIN1_6 .....	42
4.8	OTP_PWM_DC_GPIN1_7 .....	43
4.9	OTP_PWM_DC_GPIN0_0 .....	44
4.10	OTP_PWM_DC_GPIN0_1 .....	45
4.11	OTP_PWM_DC_GPIN0_2 .....	46
4.12	OTP_PWM_DC_GPIN0_3 .....	47
4.13	OTP_PWM_DC_GPIN0_4 .....	48
4.14	OTP_PWM_DC_GPIN0_5 .....	49
4.15	OTP_PWM_DC_GPIN0_6 .....	50
4.16	OTP_PWM_DC_GPIN0_7 .....	51
4.17	OTP_CH_SAFE_STATE .....	52
4.18	OTP_CH_ISET_0 .....	53
4.19	OTP_CH_ISET_1 .....	54
4.20	OTP_CH_ISET_2 .....	55
4.21	OTP_CH_ISET_3 .....	56
4.22	OTP_CH_ISET_4 .....	57
4.23	OTP_CH_ISET_5 .....	58
4.24	OTP_CH_ISET_6 .....	59
4.25	OTP_CH_ISET_7_DEV_CFG .....	60
4.26	OTP_PWM_PHASE_EN .....	61
4.27	OTP_CUST_CFG0 .....	62

**Table of contents**

---

4.28	OTP_CUST_CFG1 .....	64
4.29	OTP_CUST_CFG2 .....	66
4.30	OTP_CUST_CFG3 .....	67
4.31	OTP_CUST_CFG4 .....	68
4.32	OTP_CUST_CFG5 .....	69
4.33	OTP_CUST_CFG6 .....	70
4.34	OTP_CUST_CFG7 .....	71
4.35	OTP_SLAVE_ID .....	73
4.36	OTP_CUST_SGN .....	74
4.37	OTP_CUST_CFG8 .....	75
4.38	OTP_CUST_CFG9 .....	77
4.39	OTP_CUST_CFG10 .....	78
4.40	OTP_CUST_CFG11 .....	79
4.41	OTP_LOG_WORD0 .....	80
4.42	OTP_LOG_WORD1 .....	81
4.43	OTP_LOG_WORD2 .....	82
4.44	OTP_LOG_WORD3 .....	83
<b>5</b>	<b>List of abbreviations</b> .....	<b>84</b>
	<b>References</b> .....	<b>85</b>
	<b>Revision history</b> .....	<b>86</b>
	<b>Disclaimer</b> .....	<b>87</b>

**1 Register functional description**

**1 Register functional description**

The TLD7002-16 has 63 volatile registers used for real time monitor/control and 40 OTP permanent configuration registers. In addition there are 4 OTP log words used by the device to log the OTP programming result. The OTP memory is loaded into the device configuration at the state/mode transition IDLE to INIT and the integrity of the safety-relevant contents is checked with a 16-bit CRC protection word.

The OTP memory can be written only once but because of the emulation procedure, it is possible to test the desired configuration before permanently writing into the device. The emulated configuration is reset with a power cycle. For details on Emulation and OTP write please refer to OTP programming procedure application note. [3]

Several volatile registers are filled with OTP register content during IDLE to INIT transition as shown in the table below.

**Table 1 Volatile register to OTP register relation**

<b>Volatile register</b>	<b>Bitfields copied from OTP to volatile registers during IDLE to INIT transition</b>
LD_PWM_DAC_CFG0	OTP_CH_ISET_0.ISET_OUT0[5:0] --> LD_PWM_DAC_CFG0.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG0.CH_RAMP_EN[8]
LD_PWM_DAC_CFG1	OTP_CH_ISET_0.ISET_OUT1[11:6] --> LD_PWM_DAC_CFG1.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG1.CH_RAMP_EN[8]
LD_PWM_DAC_CFG2	OTP_CH_ISET_1.ISET_OUT2[5:0] --> LD_PWM_DAC_CFG2.DAC_CONFIG1[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG2.CH_RAMP_EN[8]
LD_PWM_DAC_CFG3	OTP_CH_ISET_1.ISET_OUT3[11:6] --> LD_PWM_DAC_CFG3.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG3.CH_RAMP_EN[8]
LD_PWM_DAC_CFG4	OTP_CH_ISET_2.ISET_OUT4[5:0] --> LD_PWM_DAC_CFG4.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG4.CH_RAMP_EN[8]
LD_PWM_DAC_CFG5	OTP_CH_ISET_2.ISET_OUT5[11:6] --> LD_PWM_DAC_CFG5.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG5.CH_RAMP_EN[8]
LD_PWM_DAC_CFG6	OTP_CH_ISET_3.ISET_OUT6[5:0] --> LD_PWM_DAC_CFG6.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG6.CH_RAMP_EN[8]
LD_PWM_DAC_CFG7	OTP_CH_ISET_3.ISET_OUT7[11:6] --> LD_PWM_DAC_CFG7.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG7.CH_RAMP_EN[8]
LD_PWM_DAC_CFG8	OTP_CH_ISET_4.ISET_OUT8[5:0] --> LD_PWM_DAC_CFG8.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG8.CH_RAMP_EN[8]
LD_PWM_DAC_CFG9	OTP_CH_ISET_4.ISET_OUT9[11:6] --> LD_PWM_DAC_CFG9.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG9.CH_RAMP_EN[8]
LD_PWM_DAC_CFG10	OTP_CH_ISET_5.ISET_OUT10[5:0] --> LD_PWM_DAC_CFG10.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG10.CH_RAMP_EN[8]
LD_PWM_DAC_CFG11	OTP_CH_ISET_5.ISET_OUT11[11:6] --> LD_PWM_DAC_CFG11.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG11.CH_RAMP_EN[8]
LD_PWM_DAC_CFG12	OTP_CH_ISET_6.ISET_OUT12[5:0] --> LD_PWM_DAC_CFG12.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG12.CH_RAMP_EN[8]
LD_PWM_DAC_CFG13	OTP_CH_ISET_6.ISET_OUT13[11:6] --> LD_PWM_DAC_CFG13.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG13.CH_RAMP_EN[8]
LD_PWM_DAC_CFG14	OTP_CH_ISET_7.ISET_OUT14[5:0] --> LD_PWM_DAC_CFG14.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG14.CH_RAMP_EN[8]

**(table continues...)**

## 1 Register functional description

**Table 1** (continued) Volatile register to OTP register relation

LD_PWM_DAC_CFG15	OTP_CH_ISET_7.ISET_OUT15[11:6] --> LD_PWM_DAC_CFG15.DAC_CONFIG[5:0] OTP_CUST_CFG9.RAMP_EN[7] --> LD_PWM_DAC_CFG15.CH_RAMP_EN[8]
DIAG_SLS_CFG	OTP_CUST_CFG3.SLS_TH0[7:0] --> DIAG_SLS_CFG.SLS_TH0[7:0] OTP_CUST_CFG3.SLS_TH1[15:8] --> DIAG_SLS_CFG.SLS_TH1[15:8]
HSLI_TIMING	OTP_CUST_CFG9.HSLI_T_BIT_SMPL[1:0]--> HSLI_TIMING_CFG.BIT_SMPL_ADJ[1:0] OTP_CUST_CFG9.HSLI_T_SYNC_BREAK[3:2]--> HSLI_TIMING_CFG.SYNC_BRK_ADJ[3:2] OTP_CUST_CFG9.HSLI_T_FRAME_DLY[6:4]--> HSLI_TIMING_CFG.FRM_DLY_ADJ[6:4]

### 1.1 Output channels duty cycle

The register LD\_PWM\_DC\_CFGi contains the duty cycle values ready to be applied to the outputs using the "DC\_SYNC" HSLI frame.

If the outputs duty cycle are updated writing these registers via a "WRITE\_REG" HSLI frame, the device reports a duty cycle warning if the values are 20% lower with respect to the values set via the "DC\_UPDATE" HSLI frame.

The suggested way to update the duty cycle values is to use the "DC\_UPDATE" HSLI frame.

#### Related reference

[LD\\_PWM\\_DC\\_CFG](#) on page 17

### 1.2 Output channels current and slew rate set

The output channels current and slew rate are defined in the OTP memory and loaded automatically at the transition IDLE to INIT in the LED driver configuration (registers OTP\_CH\_ISET and property RAMP\_EN in the register OTP\_CUST\_CFG9).

Once loaded, the values can be updated dynamically via the HSLI interface (registers LD\_PWM\_DAC\_CFGi) but the following considerations must be taken into account:

**LD\_PWM\_DAC\_CFGi:** Writing these HSLI registers, it is possible to change the output currents updating the value loaded from the OTP memory. If the written DAC\_CONFIGi value is lower than 15 mA with respect to the OTP value ISET\_OUTi, the device will report a current warning on these channels if they are in ON state

**OTP\_CH\_ISET:** The OTP current values ISET\_OUTi are automatically loaded at the transition IDLE to INIT in the LED driver configuration (LD\_PWM\_DAC\_CFGi) and used at the output channels activation. These values are moreover used for the current warning mechanism. If the measured output current on channel "i" is lower than 15 mA (max) with respect to the OTP value, the device reports a current warning on these channels if they are in ON state. In order to ensure a CUR\_WRN report at 15 mA (max) below the OTP target current, the actual detection threshold is set from 5.5 mA (typ) to 9 mA (typ) below the OTP target current. For example: When the current set in the OTP current value is 76.5 mA (IOUT step=63) the threshold used is 67.5 mA (IOUT step=55).

Even if the output currents are updated via the volatile registers (LD\_PWM\_DAC\_CFGi), the current warning mechanism uses the OTP target values (OTP\_CH\_ISETi) as reference.

Therefore in applications where the DAC\_CONFIGi varies runtime via HSLI, it is recommended to set OTP\_CH\_ISET to the lower end of the DAC\_CONFIGi range.

#### Related reference

[LD\\_PWM\\_DAC\\_CFG](#) on page 18

[OTP\\_CH\\_ISET\\_0](#) on page 53

[OTP\\_CH\\_ISET\\_1](#) on page 54

[OTP\\_CH\\_ISET\\_2](#) on page 55

## 1 Register functional description

[OTP\\_CH\\_ISET\\_3](#) on page 56

[OTP\\_CH\\_ISET\\_4](#) on page 57

[OTP\\_CH\\_ISET\\_5](#) on page 58

[OTP\\_CH\\_ISET\\_6](#) on page 59

[OTP\\_CUST\\_CFG9](#) on page 77

### 1.3 ADC conversion registers

The device provides the ADC reading of the following parameters in the HSLI registers:

#### Related reference

[LD\\_ADC\\_VFWD](#) on page 21

[VLED](#) on page 22

[VS](#) on page 23

[VOUT\\_MIN](#) on page 24

[VGPI0](#) on page 25

[VGPI1](#) on page 26

[DTS Status](#) on page 28

### 1.4 Diagnosis feedback registers

Most of the diagnosis feedbacks are present on the output status byte and on the channel status, which are not addressable physical registers. They can be requested as a reply to a READ\_OST frame (channel status byte) or as a slave reply at the end of the HSLI frame (output status byte).

Some feedbacks are instead present on addressable volatile register, which can be read with a READ\_REG frame. The following diagnosis information can be collected from the volatile registers:

- Overload status of the output channels via the register TH\_OVLD\_STATUS
- Device internal diagnosis information via the register PMU\_DIAG
- Device temperature status via the DTS\_STAT register
- Device in reconfirmation status via the RECON\_STAT register

If DIAG\_mgmt\_SET=1 then RECON\_STAT.RECON\_FLAG is set to 1 in case of fault. This indicates that a fault is present on the output channels and the device is performing a load reconfirmation cycle.

#### Related reference

[OVL Status](#) on page 27

[TH\\_OVLD\\_CFG](#) on page 20

[PMU Diagnostic](#) on page 30

[Reconfirmation status](#) on page 29

[OTP\\_CUST\\_CFG7](#) on page 71

### 1.5 Diagnosis configuration registers

Using the following parameters, available on OTP registers or volatile registers, it is possible to configure all the diagnosis related information of the device (e.g. reaction in case of a fault, voltage thresholds for the diagnosis activation, ...)

**DIAG\_DEBOUNCE** (register OTP\_CH\_ISET\_7\_DEV\_CFG): The value sets the debounce time (in PWM periods), for error detection. If, after the DIAG\_DEBOUNCE PWM periods, a fault is still present, the device will report a fault.

## 1 Register functional description

**LP\_INIT** (register OTP\_CH\_ISET\_7\_DEV\_CFG): Activating LP\_INIT (LP\_INIT=0b1) the device enters into low power mode during the INIT state.

The LP\_INIT mode is useful in case the device operates in standalone mode and diagnosis information is reported to the LCU via current consumption since, if a fault is detected, the device moves into INIT mode entering into low power mode automatically.

If the device is operating in INIT mode with LP\_INIT active, the maximum HSLI baudrate is 500 kb/s and the watchdog timeout is multiplied by a factor 3.

**DIAG\_VDEN\_VS and DIAG\_VDEN\_VLED** (register OTP\_CUST\_CFG1): The two parameters set the diagnosis activation voltage threshold for the channels mapped to VS and the channels mapped to VLED respectively.

**DIAG\_TDELAY** (register OTP\_CUST\_CFG1): The parameters set the delay time, from the channel activation, after which the device starts with all the measurements to perform the diagnosis on the channel. It could be useful to set a high delay time in case of oscillation in the output channel or in case of a not very stable front-end voltage regulator.

**DIAG\_OUT15\_ERRn\_EN** (register OTP\_CUST\_CFG1): Parameter used to set OUT15 as standard output channel or as ERRN feedback report.

**TH\_OVLD\_CFG** the overload reaction and the overload status flag TH\_OVLD\_STATUS, can be configured using the volatile register TH\_OVLD\_CFG, and can be set in latched mode or auto retry mode.

**SHORT\_WRN\_EN** (register OTP\_CUST\_CFG2): The register is used to set in which channels the “short between adjacent pin” OUT\_SHORT\_WRN must be activated. If two or more channels work in parallel or if an output is not used, the warning shall be disabled in these channels.

There is a direct mapping between the bit position in the register and the outputs, so if SHORT\_WRN\_EN bit N is set, the short warning is enabled between output<sub>n</sub> and output<sub>n-1</sub>.

The short between adjacent pins is a diagnosis check used in safety applications to detect the short between the pins associated to two different functions.

If two or more channels work in parallel or in the same function or if an output is not used, the warning shall be disabled in these channels. Short warning on OUT0 shall be disabled.

The SHORT\_WRN\_EN is disabled by default, all constraints for this feature are present in the safety manual.

**SLS\_TH0 and SLS\_TH1** (register OTP\_CUST\_CFG3): The two parameters set respectively the single LED short voltage threshold for the channels mapped to VS and for the channels mapped to VLED. The two voltage thresholds (OTP\_CUST\_CFG3SLS\_TH0 and SLS\_TH1) will automatically be loaded in the LED driver volatile register (DIAG\_SLS\_CFG SLS\_TH0 DIAG\_SLS\_CFG. SLS\_TH1) at the transition IDLE to INIT.

At the next power cycle the device will reload the default values from the OTP memory. DIAG\_SLS\_LOCK (register OTP\_CUST\_CFG7) is used to define the source of the SLS thresholds: either from volatile register (DIAG\_SLS\_CFG) or locked to the OTP register (OTP\_CUST\_CFG3).

**DIAG\_OUT\_GROUP** (register OTP\_CUST\_CFG4): The register is used to set the diagnostic group of each output (VS or VLED related diagnosis).

**VFWD\_VLED\_TH and VFWD\_VS\_TH** (register OTP\_CUST\_CFG7): The two parameters set the forward voltage warning (VFWD\_WRN) thresholds for VS and VLED diagnostic group respectively. This diagnosis can be used to detect a short to supply.

If the forward voltage of the LED is below the VFWD\_VS\_THR for more than  $n_{\text{debounce}}$  PWM periods, then the VFWD\_WRN flag is set.

The forward voltage is measured as a difference from the OUT<sub>n</sub> pin and the respective supply pin (either VS and VLED, selected in the DIAG\_OUT\_GROUP register).

**DIAG\_mgnt\_SET** (register OTP\_CUST\_CFG7): Parameter to set the behavior of the device in case of an external fault. If “DIAG\_mgnt\_SET” is set to 0b1, reading the HSLI register RECON\_STAT it is possible to know if the device is in the reconfirmation cycle due to a load fault. If the DIAG\_mgnt\_SET is set to 1, and a load fault (OL, SLS, OVLD) or ERR<sub>n</sub> is recognized, the device will move to INIT switching off all the outputs and it is ready to perform a reconfirmation cycle. Load warnings (CUR\_WRN, DC\_WRN, VFWD\_WRN, OUT\_SHORT\_WRN) do

## 1 Register functional description

not trigger an INIT transition unless the DIAG\_OUT15\_ERRn\_EN is enabled in OTP. In this last case, the INIT transition happens due to the ERRn reaction. This configuration is useful if the device operates in standalone mode without the HSLI interface (light function activated only via GPINn control). If DIAG\_mngt\_SET is set to 0, the outputs are not turned off in case of OL, SLS and ERRn, and the device does not moves to INIT. The LCU can take care of disabling the failing output based on the application diagnostic strategy.

**DIAG\_OUT\_SWOFF\_DC100** (register OTP\_CUST\_CFG7): If the “short between adjacent channels” diagnosis is enabled in a channel with duty cycle 100%, the check cannot be performed because the device needs a cycle OFF-ON of the output to check the short.

To overcome the limitation, the parameter DIAG\_OUT\_SWOFF\_DC100 has been implemented: if it is set to 0b1, the channels with 100% of duty cycle and short to adjacent pin diagnosis enabled will be switched off every 4 PWM periods, for a very short time to perform the diagnosis check. In order to use the automatic switch off feature on channel n, the phase shift of ch<n> (with DC=100%) and ch<n-1> shall be enabled. The automatically introduced off time, on the channel with 100% duty cycle will last up to phase shift time approximately 20  $\mu$ s. This introduced off time, being periodic and leaving high remaining duty cycle, will be very likely not perceived, but the effect has to be checked in the final application.

Note that DIAG\_OUT\_SWOFF\_DC100 will introduce an OFF time on the channel only if the duty cycle is 100%. If the duty cycle is different from 100% (e.g. 99.9%), the automatic switch off feature is not forcing the proper duty cycle for the short to adjacent channel detection. The integrator shall, in this last case, set a duty cycle with an OFF time bigger than  $t_{diag\_dly} + 2 * t_{diag\_on}$ . Detailed operational conditions are presented in the safety manual

**CURR\_WRN\_REP\_DIS** (register OTP\_CUST\_CFG7): Parameter used to disable the report of the current warning on the ERRN output.

### Related reference

[OTP\\_CH\\_ISET\\_7\\_DEV\\_CFG](#) on page 60

[OTP\\_CUST\\_CFG1](#) on page 64

[OTP\\_CUST\\_CFG2](#) on page 66

[OTP\\_CUST\\_CFG3](#) on page 67

[OTP\\_CUST\\_CFG4](#) on page 68

## 1.6 HSLI interface configuration

The HSLI configuration is stored in the OTP memory (register OTP\_CUST\_CFG9) and can be updated via the HSLI interface (register HSLI\_TIMING\_CFG).

At every start-up, the devices will load in the volatile registers the values from the OTP memory.

**HSLI\_T\_BITSMPL or BIT\_SMPL\_ADJ**: Contain the UART bit sampling time in the OTP register, **OTP\_CUST\_CFG9** and the volatile register **HSLI\_TIMING\_CFG**. In case of ringing or noise in the HSLI bus, it could be useful to change the sampling time of the UART interface to prevent the interference of noise in communication.

**FRM\_DLY\_ADJ and HSLI\_T\_FRAME\_DLY**: Contain the minimum interframe delay in the volatile **HSLI\_TIMING\_CFG** register and **OTP\_CUST\_CFG9** registers. The interframe delay is the minimum timing between the end of an HSLI frame and the beginning of the next frame, which the master node shall respect.

If the interframe delay is not respected, the device will discard all the frames received after the first one.

### Related reference

[HSLI Timing](#) on page 31

[OTP\\_CUST\\_CFG9](#) on page 77



## 1 Register functional description

### 1.7 OTP register key for emulation and write

The volatile registers OTP\_EMULATION and OTP\_WRITE shall be written with the specific key to enter into emulation or write mode of the OTP memory.

The register OTP\_EMULATION shall be written with 0x3BD2 to enter into emulation mode.

The register OTP\_WRITE shall be written with 0xA47B to enter into write mode.

#### Related reference

[OTP\\_EMULATION](#) on page 32

[OTP\\_WRITE](#) on page 33

### 1.8 OTP emulation and write procedure status

The volatile register OTP\_STATUS, cleared after read, can be read after each HSLI WRITE\_REG frame during the emulation/writing OTP memory procedure, to check if the requested frame is successful.

#### Related reference

[OTP\\_STATUS](#) on page 34

### 1.9 Outputs duty cycle values stored in the OTP memory

In the OTP memory, it is possible to store two different duty cycle values for each output with the following purpose:

#### DC1\_OUTi (in the registers OTP\_PWM\_DC\_GPIN1\_0to7)

If the GPIN1 is configured as digital input and the device receives an outputs activation request via GPIN1, the duty cycle values of all and only the outputs mapped to GPIN1 will be updated with the content of these registers.

The duty cycle value is defined by a linear 8 bit duty cycle law.

#### DC0\_OUTi (in the registers OTP\_PWM\_DC\_GPIN0\_0to7)

The duty cycle values stored in these registers will be used on two different conditions:

- If the GPIN0 is configured as digital input and the device receives an outputs activation request via GPIN0, the duty cycle values of all and only the outputs mapped to GPIN0 will be updated with the content of these registers
- If the device reaches the fail-safe state, the duty cycle values of all and only the outputs mapped active in fail-safe state will be updated with the content of these registers

The duty cycle value is defined by a linear 8-bit duty cycle law.

#### Related reference

[OTP\\_PWM\\_DC\\_GPIN1\\_0](#) on page 36

[OTP\\_PWM\\_DC\\_GPIN1\\_1](#) on page 37

[OTP\\_PWM\\_DC\\_GPIN1\\_2](#) on page 38

[OTP\\_PWM\\_DC\\_GPIN1\\_3](#) on page 39

[OTP\\_PWM\\_DC\\_GPIN1\\_4](#) on page 40

[OTP\\_PWM\\_DC\\_GPIN1\\_5](#) on page 41

[OTP\\_PWM\\_DC\\_GPIN1\\_6](#) on page 42

[OTP\\_PWM\\_DC\\_GPIN1\\_7](#) on page 43

[OTP\\_PWM\\_DC\\_GPIN0\\_0](#) on page 44

## 1 Register functional description

[OTP\\_PWM\\_DC\\_GPIN0\\_1](#) on page 45

[OTP\\_PWM\\_DC\\_GPIN0\\_2](#) on page 46

[OTP\\_PWM\\_DC\\_GPIN0\\_3](#) on page 47

[OTP\\_PWM\\_DC\\_GPIN0\\_4](#) on page 48

[OTP\\_PWM\\_DC\\_GPIN0\\_5](#) on page 49

[OTP\\_PWM\\_DC\\_GPIN0\\_6](#) on page 50

[OTP\\_PWM\\_DC\\_GPIN0\\_7](#) on page 51

### 1.10 Output PWM frequency and phase shift

The parameter PWM\_FREQ (register OTP\_CUST\_CFG0) is used to set the frequency of the outputs PWM (common for all the outputs).

Once the PWM frequency is defined, it is possible to define the PWM\_PHASE\_SHIFT parameter. This represents the phase shift time applied to activate two consecutive outputs (OUTn and OUTn+1) and it is expressed as a percentage of the PWM period.

The register OTP\_PWM\_PHASE\_EN can be used to define the outputs that must be activated with the phase shift defined in the parameter PWM\_PHASE\_SHIFT.

The integrator shall configure at phase shift  $t_{PH}$  according to:

$$t_{PH} > t_{diag\_dly} + 2 \cdot t_{DIAG\_ON} \quad (1)$$

#### Related reference

[OTP\\_PWM\\_PHASE\\_EN](#) on page 61

[OTP\\_CUST\\_CFG0](#) on page 62

### 1.11 Voltage regulator feedback feature


The voltage regulator feedback feature, allows the OUT0 to set an offset on the output of an external voltage regulator. This is used to implement a voltage head room control, and optimize power dissipation. The LCU shall take care of adjusting the OUT0 current (by writing the volatile register LD\_PWM\_DAC\_CFG0) in order to set the proper voltage head room. OUT0 shall be connected to the external voltage regulator feedback network as shown in the figure below. The OUT0 current produces an offset in addition to the external voltage regulator target. For example an IOUT0 of 9 mA with 100  $\Omega$  resistance in the voltage regulator feedback loop creates an offset of 900 mV.

CH\_DCDC\_OUT0\_EN (register OTP\_CUST\_CFG0): the bit enables the headroom control feature by masking OUT0 for the min(VOUTn) measurements, in addition following diagnostic mechanism are masked out on OUT0:

- Open load detection
- Forward voltage warning (VFWD\_WRN)
- Current warning (CUR\_WRN)

When CH\_DCDC\_OUT0\_EN is set, LD\_ADC\_VFWD0 shows the output voltage VOUT instead of the forward voltage VFWD to directly provide the feedback voltage.

**1 Register functional description**



**Figure 1** TLD7002-16ES system with voltage head room control (simplified schematic)

**Related reference**

[OTP\\_CUST\\_CFG0](#) on page 62

**1.12 Power shift feature**

The power shift feature (power off load) can be activated and configured using the following OTP parameters:

**PWR\_OFF\_LOAD\_EN** (register [OTP\\_CUST\\_CFG7](#)): It is the global enable of the power shift

**PWR\_OFF\_LOAD\_CH\_SET** (register [OTP\\_CUST\\_CFG8](#)): It is the enable of the channels couples that work in parallel to implement the power shift feature

**PWR\_OFF\_LOAD\_TH\_CHij\_SET** (register [OTP\\_CUST\\_CFG8](#),  $ij = 01,23,89,1011$ ): The parameter sets, for each channels couple, the higher voltage channel threshold within which all the current is shifted from the primary channel(0, 2, 8 and 10) to the secondary channel (1,3,9 and 11).

**Related reference**

[OTP\\_CUST\\_CFG7](#) on page 71

[OTP\\_CUST\\_CFG8](#) on page 75

**1.13 GPINn configuration**

GPIN0 and GPIN1 functionalities can be configured in the OTP memory using some properties in the register [OTP\\_CUST\\_CFG0](#).

---

## 1 Register functional description

The mapping between outputs and GPIN0/GPIN1 for the direct control can be configured using the register OTP\_CUST\_CFG5 and the register OTP\_CUST\_CFG6 respectively.

If in the GPINO is set as analog input in the OTP\_CUST\_CFG0 register, the device cannot enter emulation mode anymore.

### Related reference

[OTP\\_CUST\\_CFG0](#) on page 62

[OTP\\_CUST\\_CFG5](#) on page 69

[OTP\\_CUST\\_CFG6](#) on page 70

## 1.14 CRC protection

The register OTP\_CUST\_SGN stores the CRC protection word used by the device to check the integrity of the OTP registers from address 0x83 (register OTP\_PWM\_DC\_GPIN1\_0) to address 0xA5 (register OTP\_SLAVE\_ID).

The cyclic redundancy check (CRC) is calculated from the register 0x83 to register 0xA5.

The initial value (seed) is 0xFFFF and the polynomial is 0x1021.

Further details about the OTP programming procedure and the CRC calculation can be found in the OTP Programming application note [\[3\]](#) available on the website of the product.

### Related reference

[OTP\\_CUST\\_SGN](#) on page 74

**2 Register Overview - HSLI (ascending Offset Address)**

**2 Register Overview - HSLI (ascending Offset Address)**

**Table 2 Register Overview - HSLI (ascending Offset Address)**

Short Name	Long Name	Offset Address	Page Number
LD_PWM_DC_CFGi	LD_PWM_DC_CFG	000 <sub>H+i</sub>	17
LD_PWM_DAC_CFGi	LD_PWM_DAC_CFG	010 <sub>H+i</sub>	18
DIAG_SLS_CFG	DIAG_SLS_CFG	020 <sub>H</sub>	19
TH_OVLD_CFG	TH_OVLD_CFG	021 <sub>H</sub>	20
LD_ADC_VFWDi	LD_ADC_VFWD	022 <sub>H+i</sub>	21
LD_ADC_VLED	VLED	032 <sub>H</sub>	22
LD_ADC_VS	VS	033 <sub>H</sub>	23
LD_ADC_VOUT_MIN	VOUT_MIN	034 <sub>H</sub>	24
LD_ADC_VGPIN0	VGPIN0	035 <sub>H</sub>	25
LD_ADC_VGPIN1	VGPIN1	036 <sub>H</sub>	26
TH_OVLD_STATUS	OVLD Status	037 <sub>H</sub>	27
DTS_STAT	DTS Status	038 <sub>H</sub>	28
RECON_STAT	Reconfirmation status	039 <sub>H</sub>	29
PMU_DIAG	PMU Diagnostic	03A <sub>H</sub>	30
HSLI_TIMING_CFG	HSLI Timing	03B <sub>H</sub>	31
OTP_EMULATION	OTP_EMULATION	080 <sub>H</sub>	32
OTP_WRITE	OTP_WRITE	081 <sub>H</sub>	33
OTP_STATUS	OTP_STATUS	082 <sub>H</sub>	34
OTP_PWM_DC_GPIN 1_0	OTP_PWM_DC_GPIN1_0	083 <sub>H</sub>	36
OTP_PWM_DC_GPIN 1_1	OTP_PWM_DC_GPIN1_1	084 <sub>H</sub>	37
OTP_PWM_DC_GPIN 1_2	OTP_PWM_DC_GPIN1_2	085 <sub>H</sub>	38
OTP_PWM_DC_GPIN 1_3	OTP_PWM_DC_GPIN1_3	086 <sub>H</sub>	39
OTP_PWM_DC_GPIN 1_4	OTP_PWM_DC_GPIN1_4	087 <sub>H</sub>	40
OTP_PWM_DC_GPIN 1_5	OTP_PWM_DC_GPIN1_5	088 <sub>H</sub>	41
OTP_PWM_DC_GPIN 1_6	OTP_PWM_DC_GPIN1_6	089 <sub>H</sub>	42
OTP_PWM_DC_GPIN 1_7	OTP_PWM_DC_GPIN1_7	08A <sub>H</sub>	43
OTP_PWM_DC_GPIN 0_0	OTP_PWM_DC_GPIN0_0	08B <sub>H</sub>	44
OTP_PWM_DC_GPIN 0_1	OTP_PWM_DC_GPIN0_1	08C <sub>H</sub>	45

**(table continues...)**

## 2 Register Overview - HSLI (ascending Offset Address)

**Table 2** (continued) Register Overview - HSLI (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
OTP_PWM_DC_GPIN0_2	OTP_PWM_DC_GPIN0_2	08D <sub>H</sub>	46
OTP_PWM_DC_GPIN0_3	OTP_PWM_DC_GPIN0_3	08E <sub>H</sub>	47
OTP_PWM_DC_GPIN0_4	OTP_PWM_DC_GPIN0_4	08F <sub>H</sub>	48
OTP_PWM_DC_GPIN0_5	OTP_PWM_DC_GPIN0_5	090 <sub>H</sub>	49
OTP_PWM_DC_GPIN0_6	OTP_PWM_DC_GPIN0_6	091 <sub>H</sub>	50
OTP_PWM_DC_GPIN0_7	OTP_PWM_DC_GPIN0_7	092 <sub>H</sub>	51
OTP_CH_SAFE_STATE	OTP_CH_SAFE_STATE	093 <sub>H</sub>	52
OTP_CH_ISET_0	OTP_CH_ISET_0	094 <sub>H</sub>	53
OTP_CH_ISET_1	OTP_CH_ISET_1	095 <sub>H</sub>	54
OTP_CH_ISET_2	OTP_CH_ISET_2	096 <sub>H</sub>	55
OTP_CH_ISET_3	OTP_CH_ISET_3	097 <sub>H</sub>	56
OTP_CH_ISET_4	OTP_CH_ISET_4	098 <sub>H</sub>	57
OTP_CH_ISET_5	OTP_CH_ISET_5	099 <sub>H</sub>	58
OTP_CH_ISET_6	OTP_CH_ISET_6	09A <sub>H</sub>	59
OTP_CH_ISET_7_DEV_CFG	OTP_CH_ISET_7_DEV_CFG	09B <sub>H</sub>	60
OTP_PWM_PHASE_EN	OTP_PWM_PHASE_EN	09C <sub>H</sub>	61
OTP_CUST_CFG0	OTP_CUST_CFG0	09D <sub>H</sub>	62
OTP_CUST_CFG1	OTP_CUST_CFG1	09E <sub>H</sub>	64
OTP_CUST_CFG2	OTP_CUST_CFG2	09F <sub>H</sub>	66
OTP_CUST_CFG3	OTP_CUST_CFG3	0A0 <sub>H</sub>	67
OTP_CUST_CFG4	OTP_CUST_CFG4	0A1 <sub>H</sub>	68
OTP_CUST_CFG5	OTP_CUST_CFG5	0A2 <sub>H</sub>	69
OTP_CUST_CFG6	OTP_CUST_CFG6	0A3 <sub>H</sub>	70
OTP_CUST_CFG7	OTP_CUST_CFG7	0A4 <sub>H</sub>	71
OTP_SLAVE_ID	OTP_SLAVE_ID	0A5 <sub>H</sub>	73
OTP_CUST_SGN	OTP_CUST_SGN	0A6 <sub>H</sub>	74
OTP_CUST_CFG8	OTP_CUST_CFG8	0A7 <sub>H</sub>	75
OTP_CUST_CFG9	OTP_CUST_CFG9	0A8 <sub>H</sub>	77
OTP_CUST_CFG10	OTP_CUST_CFG10	0A9 <sub>H</sub>	78
OTP_CUST_CFG11	OTP_CUST_CFG11	0AA <sub>H</sub>	79

(table continues...)

---

2 Register Overview - HSLI (ascending Offset Address)

Table 2 (continued) Register Overview - HSLI (ascending Offset Address)

Short Name	Long Name	Offset Address	Page Number
OTP_LOG_WORD0	OTP_LOG_WORD0	0AB <sub>H</sub>	80
OTP_LOG_WORD1	OTP_LOG_WORD1	0AC <sub>H</sub>	81
OTP_LOG_WORD2	OTP_LOG_WORD2	0AD <sub>H</sub>	82
OTP_LOG_WORD3	OTP_LOG_WORD3	0AE <sub>H</sub>	83

## **3 Volatile registers**



3 Volatile registers


3.1 LD\_PWM\_DC\_CFG

LD\_PWM\_DC\_CFG<sub>i</sub> (i=0-15)

Address: 000<sub>H</sub> + i

LD\_PWM\_DC\_CFG

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
PWM_DC <sub>i</sub>	13:0	rw	<b>PWM duty cycle</b> Output duty cycle configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 16383 <sub>D</sub> (3FFF <sub>H</sub> ), 100% duty cycle
RES	15:14	r	reserved


**Related information**

[Output channels duty cycle](#) on page 5

### 3 Volatile registers

## 3.2 LD\_PWM\_DAC\_CFG

LD\_PWM\_DAC\_CFG<sub>i</sub> (i=0-15) Address: 010<sub>H</sub>+i  
LD\_PWM\_DAC\_CFG Reset value(unwritten device): 0120<sub>H</sub>



Field	Bits	Type	Description
DAC_CONFIG <sub>i</sub>	5:0	rw	<b>Current configuration</b> Output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA Reset value from OTP: OTP_CH_ISET_x (0-7)
RES	7:6, 15:9	r	reserved
CH_RAMP_EN <sub>i</sub>	8	rw	<b>Output slew rate</b> Output slew rate configuration 0 <sub>B</sub> , fast slew rate 1 <sub>B</sub> , normal slew rate (default) Reset value from OTP: OTP_CUST_CFG9.RAMP_EN[7]


#### Related information

[Output channels current and slew rate set](#) on page 5

3 Volatile registers

3.3 DIAG\_SLS\_CFG

DIAG\_SLS\_CFG Address: 020<sub>H</sub>  
 DIAG\_SLS\_CFG Reset value(unwritten device): 2020<sub>H</sub>



Field	Bits	Type	Description
SLS_TH0	7:0	rw	<p><b>SLS threshold VS related VFWD</b></p> <p>SLS threshold for VS related VFWD measurement from 0V to 20.034V in 256 steps.</p> <p>0<sub>D</sub> (00<sub>H</sub>), 0.000 V</p> <p>1<sub>D</sub> (01<sub>H</sub>), 0.078 V</p> <p>...</p> <p>8<sub>D</sub> (08<sub>H</sub>), 0.63 V (default)</p> <p>...</p> <p>255<sub>D</sub>(FF<sub>H</sub>), 19.95 V</p> <p>Reset value from OTP: OTP_CUST_CFG3.SLS_TH0[7:0]</p>
SLS_TH1	15:8	rw	<p><b>SLS threshold VLED related VFWD</b></p> <p>SLS threshold for VLED related VFWD measurement from 0V to 20.034V in 256 steps.</p> <p>0<sub>D</sub> (00<sub>H</sub>), 0.000 V</p> <p>1<sub>D</sub> (01<sub>H</sub>), 0.078 V</p> <p>...</p> <p>8<sub>D</sub> (08<sub>H</sub>), 0.63 V (default)</p> <p>...</p> <p>255<sub>D</sub>(FF<sub>H</sub>), 19.95 V</p> <p>Reset value from OTP: OTP_CUST_CFG3.SLS_TH1[15:8]</p>

3 Volatile registers

3.4 TH\_OVLD\_CFG

TH\_OVLD\_CFG Address: 021<sub>H</sub>  
 TH\_OVLD\_CFG Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TH_OVLD_CFG1	TH_OVL D_CF G14	TH_OVL D_CF G13	TH_OVL D_CF G12	TH_OVL D_CF G11	TH_OVL D_CF G10	TH_OVL D_CF G9	TH_OVL D_CF G8	TH_OVL D_CF G7	TH_OVL D_CF G6	TH_OVL D_CF G5	TH_OVL D_CF G4	TH_OVL D_CF G3	TH_OVL D_CF G2	TH_OVL D_CF G1	TH_OVL D_CF G0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
TH_OVLD_CFG n (n=0-15)	n	rw	<p><b>Thermal overload configuration register</b></p> <p>0<sub>B</sub>, the TH_OVLD fault is latched, clear operation is needed to reset the fault and channel restart. (default)</p> <p>1<sub>B</sub>, the TH_OVLD fault is sampled continuously, automatic reset and restart behavior is selected.</p>


Related information

[Diagnosis feedback registers](#) on page 6

3 Volatile registers

3.5 LD\_ADC\_VFWD

LD\_ADC\_VFWDi (i=0-15) Address: 022<sub>H</sub>+i  
LD\_ADC\_VFWD Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
VFWDi	9:0	r	<b>VFWD conversion result</b> Contains the conversion result of VFWD. 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 20.034 V
RES	11:10, 15:13	r	reserved
VAL_Fi	12	rh	<b>VFWD valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield VFWD has been updated with new results value

**Related information**

[ADC conversion registers](#) on page 6

### 3 Volatile registers


#### 3.6 VLED

LD\_ADC\_VLED

Address: 032<sub>H</sub>

VLED

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
VLED	9:0	r	<b>VLED conversion result</b> Contains the conversion result of VLED. 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 20.034 V
RES	11:10, 15:13	r	reserved
VAL_F	12	rh	<b>VLED valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield VLED has been updated with new results value

#### Related information

[ADC conversion registers](#) on page 6


### 3 Volatile registers

## 3.7 VS

LD\_ADC\_VS

Address: 033<sub>H</sub>

VS Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
VS	9:0	r	<b>VS conversion result</b> Contains the conversion result of VS. 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 20.034 V
RES	11:10, 15:13	r	reserved
VAL_F	12	rh	<b>VS valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield VS has been updated with new results value

#### Related information

[ADC conversion registers](#) on page 6

### 3 Volatile registers

## 3.8 VOUT\_MIN

LD\_ADC\_VOUT\_MIN

Address: 034<sub>H</sub>

VOUT\_MIN

Reset value: 03FF<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VOUT_MIN_CHN				RES	VAL_ F	VOUT_MIN									
r				r	r	r									

Field	Bits	Type	Description
VOUT_MIN	9:0	r	<b>VOUT minimum calculation result</b> VOUT_MIN contains the min(VOUTn) result. 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 20.034 V
VAL_F	10	rh	<b>VOUT min data valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfields VOUT_MIN and VOUT_MIN_CHN has been updated with new results value
RES	11, 16	r	reserved
VOUT_MIN_CHN	15:12	r	<b>min(VOUTn) output channel index</b> VOUT_MIN_CHN contains the channel number of the min(VOUTn) calculation process.

#### Related information

[ADC conversion registers](#) on page 6



3 Volatile registers


3.9 VGPIN0

LD\_ADC\_VGPIN0

Address: 035<sub>H</sub>

VGPIN0

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
VGPIN0_OUT	9:0	r	<b>VGPIN0 conversion result</b> Contains the conversion result of VGPIN0 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 5.496 V
RES	11:10, 15:13	r	reserved
VAL_F	12	rh	<b>VGPIN0 data valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield VGPIN0 has been updated with new results value

**Related information**

[ADC conversion registers](#) on page 6

### 3 Volatile registers


#### 3.10 VGPIN1

LD\_ADC\_VGPIN1

Address: 036<sub>H</sub>

VGPIN1

Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
VGPIN1_OUT	9:0	r	<b>VGPIN1 conversion result</b> Contains the conversion result of VGPIN1. 0 <sub>D</sub> (0 <sub>H</sub> ), 0 V 1023 <sub>D</sub> (3FF <sub>H</sub> ), 5.496 V
RES	11:10, 15:13	r	reserved
VAL_F	12	rh	<b>VGPIN1 data valid flag</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield VGPIN1 has been updated with new results value.

#### Related information

[ADC conversion registers](#) on page 6

### 3 Volatile registers

#### 3.11 OVLD Status

TH\_OVLD\_STATUS

Address: 037<sub>H</sub>

OVLD Status

Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>OVLD 15</b>	<b>OVL D14</b>	<b>OVL D13</b>	<b>OVL D12</b>	<b>OVL D11</b>	<b>OVL D10</b>	<b>OVL D9</b>	<b>OVL D8</b>	<b>OVL D7</b>	<b>OVL D6</b>	<b>OVL D5</b>	<b>OVL D4</b>	<b>OVL D3</b>	<b>OVL D2</b>	<b>OVL D1</b>	<b>OVL D0</b>
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
OVLDk (k=0-15)	k	r	<b>Thermal overload status flag</b> 0 <sub>B</sub> , no thermal overload event occurred since last clear. 1 <sub>B</sub> , thermal overload event occurred since last clear.


#### Related information

[Diagnosis feedback registers](#) on page 6

### 3 Volatile registers

#### 3.12 DTS Status

**DTS\_STAT** Address: 038<sub>H</sub>  
DTS Status Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
DTS_TEMP_READY	0	rh	<b>Temperature conversion ready</b> Indicates a new result 0 <sub>B</sub> , no new result available since last readout. 1 <sub>B</sub> , bitfield DTS_TEMP has been updated with new results value
DTS_OVERTEMP	1	rh	<b>DTS Overtemperature</b> Thermal derating active status. This is valid only if DTS_STAT.DTS_TEMP_READY = 1. 0 <sub>B</sub> , thermal derating is not active 1 <sub>B</sub> , T <sub>J</sub> exceeded the T <sub>J_start</sub> threshold. Thermal derating is active.
RES	3:2	r	reserved
DTS_TEMP	13:4	r	<b>Device temperature</b> Contains the conversion result of the last valid temperature reading. $T_{DTS}(^{\circ}C) = (DTS\_TEMP[13:4] / 1.1396) - 273.15$


#### Related information

[ADC conversion registers](#) on page 6

3 Volatile registers

3.13 Reconfirmation status

**RECON\_STAT** Address: 039<sub>H</sub>  
Reconfirmation status Reset value: 0000<sub>H</sub>



Field	Bits	Type	Description
RECON_FLAG	0	rh	<b>Reconfirmation flag</b> Reports the reconfirmation status 0 <sub>B</sub> , reconfirmation cycle task not in progress. 1 <sub>B</sub> , reconfirmation cycle task in progress.
RES	15:1	r	reserved

**Related information**

[Diagnosis feedback registers](#) on page 6

3 Volatile registers

3.14 PMU Diagnostic

PMU\_DIAG

Address: 03A<sub>H</sub>

PMU Diagnostic

Reset value: --

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES							VREG_CAN_CU URR_LIM	VREG_CAN_OT	VS_OTP_UV	VPRG_OTP_UV	VPRG_OTP_OV	VREG_CAN_NOV	VREG_CAN_NOV	VREG_5V_UV	VREG_2V5_UV
r							r	r	r	r	r	r	r	r	r

Field	Bits	Type	Description
VREG_2V5_UV	0	r	<b>2v5 regulator undervoltage</b> 0 <sub>B</sub> , no under voltage event occurred since last readout. 1 <sub>B</sub> , under voltage event occurred since last readout.
VREG_5V_UV	1	r	<b>5v regulator undervoltage</b>
VREG_CAN_UV	2	r	<b>CAN regulator undervoltage</b>
VREG_CAN_OV	3	r	<b>CAN regulator overvoltage</b>
VPRG_OTP_OV	4	r	<b>OTP regulator overvoltage</b>
VPRG_OTP_UV	5	r	<b>OTP regulator undervoltage</b>
VS_OTP_UV	6	r	<b>VS OTP undervoltage</b>
VREG_CAN_OT	7	r	<b>CAN regulator overtemperature</b>
VREG_CAN_CU URR_LIM	8	r	<b>5v CAN current limitation</b>
RES	15:9	r	<b>Reserved</b> Returns 0 if read; should be written with 0.

Related information

[Diagnosis feedback registers](#) on page 6

3 Volatile registers

3.15 HSLI Timing

HSLI\_TIMING\_CFG

Address: 03B<sub>H</sub>

HSLI Timing

Reset value: 004C<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES</b>						<b>FRM_DLY_ADJ</b>			<b>SYNC_BRK_ADJ</b>		<b>BIT_SMPL_ADJ</b>				
r						rw			rw		rw				

Field	Bits	Type	Description
BIT_SMPL_ADJ	1:0	rw	<b>HSLI Bit sampling adjust field</b> 0 <sub>D</sub> : 7,8,9 (default) 1 <sub>D</sub> : 8,9,10 2 <sub>D</sub> : 9,10,11 3 <sub>D</sub> : 10,11,12 Reset value from OTP: OTP_CUST_CFG9.HSLI_T_BIT_SMPL[1:0]
SYNC_BRK_ADJ	3:2	rw	<b>HSLI synch break time adjust field</b> 0 <sub>D</sub> , 100 us 1 <sub>D</sub> , 250 us 2 <sub>D</sub> , 750 us 3 <sub>D</sub> , 1 ms (default) Reset value from OTP: OTP_CUST_CFG9.HSLI_T_SYNC_BREAK[3:2]
FRM_DLY_ADJ	6:4	rw	<b>HSLI frame delay time adjust field</b> 0 <sub>D</sub> , 50 us 1 <sub>D</sub> , 100 us 2 <sub>D</sub> , 250 us 3 <sub>D</sub> , 500 us 4 <sub>D</sub> , 1 ms (default) 5 <sub>D</sub> , 2.5 ms Reset value from OTP: OTP_CUST_CFG9.HSLI_T_FRAME_DLY[6:4]
RES	15:7	r	<b>Reserved</b> Returns 0 if read; should be written with 0.


Related information

[HSLI interface configuration](#) on page 8

3 Volatile registers

3.16 OTP\_EMULATION

OTP\_EMULATION Address: 080<sub>H</sub>  
OTP\_EMULATION Reset value: --



Field	Bits	Type	Description
SECRET	15:0	rw	

**Related information**


[OTP register key for emulation and write](#) on page 9



3 Volatile registers

3.17 OTP\_WRITE

OTP\_WRITE Address: 081<sub>H</sub>  
OTP\_WRITE Reset value: --



Field	Bits	Type	Description
SECRET	15:0	rw	

**Related information**

[OTP register key for emulation and write](#) on page 9

3 Volatile registers

3.18 OTP\_STATUS

OTP\_STATUS Address: 082<sub>H</sub>  
OTP\_STATUS Reset value: 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES				VIRG IN	PRG _FAI LED	DATA _INV ALID	VDD_ 2V5	VDD_ 5V	VDD_ PROG	VS	OTP_ STAT US2	OTP_ STATU S0			
r				r	r	r	r	r	r	r	r	r	r		

Field	Bits	Type	Description
OTP_STATUS0	1:0	r	<b>OTP power mode status</b> Reports the power mode status during OTP programming. 00 <sub>B</sub> , reserved 01 <sub>B</sub> , OTP emulation mode 10 <sub>B</sub> , reserved 11 <sub>B</sub> , OTP programming mode
OTP_STATUS2	2	r	<b>OTP mode status</b> 0 <sub>B</sub> , device is not in OTP mode. 1 <sub>B</sub> , device is in OTP mode.
VS	3	r	Reports the supply condition on VS during OTP mode. 0 <sub>B</sub> , VS is in range 1 <sub>B</sub> , VS is above overvoltage or below undervoltage threshold
VDD_PROG	4	r	Reports the supply condition on VDD_PROG during OTP mode. 0 <sub>B</sub> , VDD_PROG is in range 1 <sub>B</sub> , VDD_PROG is above overvoltage or below undervoltage threshold
VDD_5V	5	r	Reports the supply condition on 2V5 regulator input during OTP mode. 0 <sub>B</sub> , VDD5V is in range 1 <sub>B</sub> , VDD5V is above overvoltage or below undervoltage threshold
VDD_2V5	6	r	Reports the supply condition on VDD_2V5 during OTP mode. 0 <sub>B</sub> , VDD_2V5 is in range 1 <sub>B</sub> , VDD_2V5 is above overvoltage or below undervoltage threshold
DATA_INVALID	7	r	Reports validation errors. 0 <sub>B</sub> , data valid 1 <sub>B</sub> , data invalid
PRG_FAILED	8	r	Reports programming status. 0 <sub>B</sub> , OK if DATA_INVALID = 0 <sub>B</sub> 0 <sub>B</sub> , reserved if DATA_INVALID = 1 <sub>B</sub> 1 <sub>B</sub> , programming error occurred before start if DATA_INVALID = 0 <sub>B</sub> 1 <sub>B</sub> , programming error occurred during process if DATA_INVALID = 1 <sub>B</sub>

(table continues...)

---

**3 Volatile registers****(continued)**

Field	Bits	Type	Description
VIRGIN	9	r	Reports OTP state 0 <sub>B</sub> , no destination address was already programmed 1 <sub>B</sub> , at least one destination address was already programmed; DATA_INVALID = 0 <sub>B</sub> and PRG_FAILED = 1 <sub>B</sub>
RES	15:10	r	


**Related information**[OTP emulation and write procedure status](#) on page 9

4 OTP registers

4 OTP registers

4.1 OTP\_PWM\_DC\_GPIN1\_0

OTP\_PWM\_DC\_GPIN1\_0 Address: 083<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_0 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT0	7:0	rwp	<b>PWM DC for OUT0 and mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT1	15:8	rwp	<b>PWM DC for OUT1 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.2 OTP\_PWM\_DC\_GPIN1\_1

OTP\_PWM\_DC\_GPIN1\_1 Address: 084<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_1 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT2	7:0	rwp	<b>PWM DC for OUT2 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT3	15:8	rwp	<b>PWM DC for OUT3 and mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.3 OTP\_PWM\_DC\_GPIN1\_2

OTP\_PWM\_DC\_GPIN1\_2 Address: 085<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_2 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT4	7:0	rwp	<b>PWM DC for OUT4 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT5	15:8	rwp	<b>PWM DC for OUT5 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


**Related information**

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.4 OTP\_PWM\_DC\_GPIN1\_3

OTP\_PWM\_DC\_GPIN1\_3 Address: 086<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_3 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT6	7:0	rwp	<b>PWM DC for OUT6 and mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT7	15:8	rwp	<b>PWM DC for OUT7 and mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers


4.5 OTP\_PWM\_DC\_GPIN1\_4

OTP\_PWM\_DC\_GPIN1\_4

Address: 087<sub>H</sub>

OTP\_PWM\_DC\_GPIN1\_4

Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT8	7:0	rwp	<b>PWM DC for OUT8 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT9	15:8	rwp	<b>PWM DC for OUT9 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

Related information


[Outputs duty cycle values stored in the OTP memory](#) on page 9



4 OTP registers

4.6 OTP\_PWM\_DC\_GPIN1\_5

OTP\_PWM\_DC\_GPIN1\_5 Address: 088<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_5 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT10	7:0	rwp	<b>PWM DC for OUT10 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT11	15:8	rwp	<b>PWM DC for OUT11 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.7 OTP\_PWM\_DC\_GPIN1\_6

OTP\_PWM\_DC\_GPIN1\_6 Address: 089<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN1\_6 Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT12	7:0	rwp	<b>PWM DC for OUT12 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT13	15:8	rwp	<b>PWM DC for OUT13 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers


4.8 OTP\_PWM\_DC\_GPIN1\_7

OTP\_PWM\_DC\_GPIN1\_7

Address: 08A<sub>H</sub>

OTP\_PWM\_DC\_GPIN1\_7

Default register value (unwritten device): 8080<sub>H</sub>



Field	Bits	Type	Description
DC1_OUT14	7:0	rwp	<b>PWM DC for OUT14 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC1_OUT15	15:8	rwp	<b>PWM DC for OUT15 mapped to GPIN1</b> Contains the direct control duty cycle via GPIN1 configuration. 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.9 OTP\_PWM\_DC\_GPIN0\_0

OTP\_PWM\_DC\_GPIN0\_0 Address: 08B<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_0 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT0	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT0</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT1	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT1</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.10 OTP\_PWM\_DC\_GPIN0\_1

OTP\_PWM\_DC\_GPIN0\_1 Address: 08C<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_1 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT2	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT2</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT3	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT3</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.11 OTP\_PWM\_DC\_GPIN0\_2

OTP\_PWM\_DC\_GPIN0\_2 Address: 08D<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_2 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT4	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT4</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT5	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT5</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

## 4 OTP registers


## 4.12 OTP\_PWM\_DC\_GPIN0\_3

OTP\_PWM\_DC\_GPIN0\_3

Address:

08E<sub>H</sub>

OTP\_PWM\_DC\_GPIN0\_3

Default register value  
(unwritten device):0000<sub>H</sub>


Field	Bits	Type	Description
DC0_OUT6	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT6</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT7	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT7</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

**Related information**
[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.13 OTP\_PWM\_DC\_GPINO\_4

OTP\_PWM\_DC\_GPINO\_4 Address: 08F<sub>H</sub>  
 OTP\_PWM\_DC\_GPINO\_4 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT8	7:0	rwp	<b>Fail-safe PWM DC and GPINO DC for OUT8</b> Contains the fail-safe duty cycle and direct control duty cycle via GPINO configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT9	15:8	rwp	<b>Fail-safe PWM DC and GPINO DC for OUT9</b> Contains the fail-safe duty cycle and direct control duty cycle via GPINO configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

Related information


[Outputs duty cycle values stored in the OTP memory](#) on page 9



4 OTP registers

4.14 OTP\_PWM\_DC\_GPIN0\_5

OTP\_PWM\_DC\_GPIN0\_5 Address: 090<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_5 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT10	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT10</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT11	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT11</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.15 OTP\_PWM\_DC\_GPIN0\_6

OTP\_PWM\_DC\_GPIN0\_6 Address: 091<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_6 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT12	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT12</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT13	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT13</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle


Related information

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.16 OTP\_PWM\_DC\_GPIN0\_7

OTP\_PWM\_DC\_GPIN0\_7 Address: 092<sub>H</sub>  
 OTP\_PWM\_DC\_GPIN0\_7 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
DC0_OUT14	7:0	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT14</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle
DC0_OUT15	15:8	rwp	<b>Fail-safe PWM DC and GPIN0 DC for OUT15</b> Contains the fail-safe duty cycle and direct control duty cycle via GPIN0 configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 0% duty cycle 255 <sub>D</sub> (FF <sub>H</sub> ), 100% duty cycle

**Related information**

[Outputs duty cycle values stored in the OTP memory](#) on page 9

4 OTP registers

4.17 OTP\_CH\_SAFE\_STATE

OTP\_CH\_SAFE\_STATE

Address: 093<sub>H</sub>

OTP\_CH\_SAFE\_STATE

Default register value (unwritten device): 0000<sub>H</sub>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>SS_E N15</b>	<b>SS_E N14</b>	<b>SS_E N13</b>	<b>SS_E N12</b>	<b>SS_E N11</b>	<b>SS_E N10</b>	<b>SS_E N9</b>	<b>SS_E N8</b>	<b>SS_E N7</b>	<b>SS_E N6</b>	<b>SS_E N5</b>	<b>SS_E N4</b>	<b>SS_E N3</b>	<b>SS_E N2</b>	<b>SS_E N1</b>	<b>SS_E N0</b>
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SS_ENn (n=0-15)	n	rwp	<b>Output state in FAIL SAFE MODE</b> 0 <sub>B</sub> , OUTn is OFF in FAIL SAFE MODE 1 <sub>B</sub> , OUTn is ON in FAIL SAFE MODE with DC defined in DC0.OUTn<7:0> and current defined in ISET_OUTn<5:0>

4 OTP registers

4.18 OTP\_CH\_ISET\_0

OTP\_CH\_ISET\_0 Address: 094<sub>H</sub>  
 OTP\_CH\_ISET\_0 Default register value 0820<sub>H</sub>  
 (unwritten device):



Field	Bits	Type	Description
ISET_OUT0	5:0	rwp	<b>Current set for OUT0</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT1	11:6	rwp	<b>Current set for OUT1</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers


4.19 OTP\_CH\_ISET\_1

OTP\_CH\_ISET\_1

Address: 095<sub>H</sub>

OTP\_CH\_ISET\_1

Default register value (unwritten device): 0820<sub>H</sub>



Field	Bits	Type	Description
ISET_OUT2	5:0	rwp	<b>Current set for OUT2</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT3	11:6	rwp	<b>Current set for OUT3</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers


4.20 OTP\_CH\_ISET\_2

OTP\_CH\_ISET\_2

Address: 096<sub>H</sub>

OTP\_CH\_ISET\_2

Default register value (unwritten device): 0820<sub>H</sub>



Field	Bits	Type	Description
ISET_OUT4	5:0	rwp	<b>Current set for OUT4</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT5	11:6	rwp	<b>Current set for OUT5</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers


4.21 OTP\_CH\_ISET\_3

OTP\_CH\_ISET\_3

Address: 097<sub>H</sub>

OTP\_CH\_ISET\_3

Default register value (unwritten device): 0820<sub>H</sub>



Field	Bits	Type	Description
ISET_OUT6	5:0	rwp	<b>Current set for OUT6</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT7	11:6	rwp	<b>Current set for OUT7</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**


[Output channels current and slew rate set](#) on page 5



4 OTP registers

4.22 OTP\_CH\_ISET\_4

OTP\_CH\_ISET\_4 Address: 098<sub>H</sub>  
 OTP\_CH\_ISET\_4 Default register value 0820<sub>H</sub>  
 (unwritten device):



Field	Bits	Type	Description
ISET_OUT8	5:0	rwp	<b>Current set for OUT8</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT9	11:6	rwp	<b>Current set for OUT9</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers


4.23 OTP\_CH\_ISET\_5

OTP\_CH\_ISET\_5

Address: 099<sub>H</sub>

OTP\_CH\_ISET\_5

Default register value (unwritten device): 0820<sub>H</sub>



Field	Bits	Type	Description
ISET_OUT10	5:0	rwp	<b>Current set for OUT10</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT11	11:6	rwp	<b>Current set for OUT11</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers


4.24 OTP\_CH\_ISET\_6

OTP\_CH\_ISET\_6

Address: 09A<sub>H</sub>

OTP\_CH\_ISET\_6

Default register value (unwritten device): 0820<sub>H</sub>



Field	Bits	Type	Description
ISET_OUT12	5:0	rwp	<b>Current set for OUT12</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT13	11:6	rwp	<b>Current set for OUT13</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
RES	15:12	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

**Related information**

[Output channels current and slew rate set](#) on page 5

4 OTP registers

4.25 OTP\_CH\_ISET\_7\_DEV\_CFG

OTP\_CH\_ISET\_7\_DEV\_CFG

Address: 09B<sub>H</sub>

OTP\_CH\_ISET\_7\_DEV\_CFG

Default register value 1820<sub>H</sub>  
(unwritten device):

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES</b>	<b>LP_I NIT</b>	<b>DIAG_DEBO UNCE</b>	<b>ISET_OUT15</b>						<b>ISET_OUT14</b>						
rwp	rw	rwp	rwp						rwp						

Field	Bits	Type	Description
ISET_OUT14	5:0	rwp	<b>Current set for OUT14</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
ISET_OUT15	11:6	rwp	<b>Current set for OUT15</b> Default and fail-safe output current configuration 0 <sub>D</sub> (0 <sub>H</sub> ), 5 mA 63 <sub>D</sub> (3F <sub>H</sub> ), 76.5 mA
DIAG_DEBOUN CE	13:12	rwp	<b>DIAG_DEBOUNCE</b> Diagnostic debouncing configuration 0 <sub>D</sub> , reserved 1 <sub>D</sub> , <i>n</i> <sub>debounce</sub> is set to 2 2 <sub>D</sub> , <i>n</i> <sub>debounce</sub> is set to 4 3 <sub>D</sub> , <i>n</i> <sub>debounce</sub> is set to 6
LP_INIT	14	rw	<b>LP_INIT</b> LP_INIT configuration 0 <sub>B</sub> , Low power during init option is disabled, LP_INIT = '0' 1 <sub>B</sub> , Low power during init mode feature is enabled, LP_INIT = '1'
RES	15	rwp	<b>Reserved</b> Returns 0 if read; shall be written with 0.

Related information

[Diagnosis configuration registers](#) on page 6

4 OTP registers

4.26 OTP\_PWM\_PHASE\_EN

OTP\_PWM\_PHASE\_EN

Address: 09C<sub>H</sub>

OTP\_PWM\_PHASE\_EN

Default register value  
(unwritten device): FFFF<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SHIF T_EN 15	SHIF T_EN 14	SHIF T_EN 13	SHIF T_EN 12	SHIF T_EN 11	SHIF T_EN 10	SHIF T_EN 9	SHIF T_EN 8	SHIF T_EN 7	SHIF T_EN 6	SHIF T_EN 5	SHIF T_EN 4	SHIF T_EN 3	SHIF T_EN 2	SHIF T_EN 1	SHIF T_EN 0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
SHIFT_ENn (n=0-15)	n	rwp	<p><b>Phase shift ENable</b></p> <p>0<sub>B</sub>, OUTn has no phase shift compared to OUTn-1</p> <p>1<sub>B</sub>, OUTn has a phase shift compared to OUTn-1 (default)</p> <p>Note: PWM_PHASE_SHIFT_EN.OUT0 is always 0, means no phase shift.</p>

Related information

[Output PWM frequency and phase shift](#) on page 10

4 OTP registers

4.27 OTP\_CUST\_CFG0

OTP\_CUST\_CFG0  
OTP\_CUST\_CFG0

Address: 09D<sub>H</sub>  
Default register value (unwritten device): 86F3<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIN 1_HiZ _EN	GPIN 0_HiZ _EN	GPIN 0_Func _OE	GPIN 1_INV _EN	CH_DCD C_OT0 _EN	GPIN 1_DC _DEC _EN	GPIN 0_DC _DEC _EN	PWM_PHASE_SHIFT					PWM_FREQ			
rwp	rwp	rwp	rwp	rwp	rwp	rwp	rwp					rwp			

Field	Bits	Type	Description
PWM_FREQ	3:0	rwp	<p><b>PWM base frequency</b></p> <p>0<sub>D</sub>, 100 Hz            1<sub>D</sub>, 200 Hz            2<sub>D</sub>, 240 Hz            3<sub>D</sub>, 300 Hz (default)            4<sub>D</sub>, 360 Hz            5<sub>D</sub>, 400 Hz            6<sub>D</sub>, 540 Hz            7<sub>D</sub>, 600 Hz            8<sub>D</sub>, 660 Hz            9<sub>D</sub>, 720 Hz            10<sub>D</sub>, 780 Hz            11<sub>D</sub>, 900 Hz            12<sub>D</sub>, 1200 Hz            13<sub>D</sub>, 1500 Hz            14<sub>D</sub>, 1800 Hz            15<sub>D</sub>, 2000 Hz</p> <p>Note: values above are rounded. For exact numbers please refer to the datasheet.</p>
PWM_PHASE_SHIFT	8:4	rwp	<p><b>Set the delay between channel n and channel n-1</b></p> <p>0<sub>D</sub>, 0<sub>D</sub> as 14-bit duty cycle reference or 0%            1<sub>D</sub>, equivalent to 32<sub>D</sub> as 14-bit duty cycle reference or 0.195%            ...            15<sub>D</sub>, equivalent to 480<sub>D</sub> as 14-bit duty cycle reference or 2.9% (default)            16<sub>D</sub>, equivalent to 512<sub>D</sub> as 14-bit duty cycle reference or 3.125%            ...            31<sub>D</sub>, equivalent to 992<sub>D</sub> as 14-bit duty cycle reference or 6.0547%</p>
GPIN0_DC_DEC_EN	9	rwp	<p><b>Duty cycle decoder enable for GPIN0</b></p> <p>0<sub>B</sub>, GPIN0 will be decoded according to the static level at pin            1<sub>B</sub>, GPIN0 will be decoded according duty cycle level (default)</p>

(table continues...)

## 4 OTP registers

(continued)

Field	Bits	Type	Description
GPIN1_DC_DE C_EN	10	rwp	<b>Duty cycle decoder enable for GPIN1</b> 0 <sub>B</sub> , GPIN1 will be decoded according to the static level at pin 1 <sub>B</sub> , GPIN1 will be decoded according duty cycle level (default)
CH_DCDC_OU TO_EN	11	rwp	<b>OUT0 voltage regulator feedback (Head room control) enable</b> 0 <sub>B</sub> , OUT0 set as standard output (default) 1 <sub>B</sub> , OUT0 set as voltage regulator feedback
GPIN1_INV_EN	12	rwp	<b>GPIN1 inverter enable</b> 0 <sub>B</sub> , the GPIN1 is not inverted. (default) 1 <sub>B</sub> , the GPIN1 is inverted signal.
GPIN0_Func_ OE	13	rwp	<b>Out enable function GPIN0 is used to enable the output stage</b> 1 <sub>B</sub> , GPIN0 is the outputs enable GPIN0='0' outputs are disabled GPIN0='1' outputs are enabled 0 <sub>B</sub> , GPIN0 is not used as output enable function (default)
GPIN0_HiZ_EN	14	rwp	<b>GPIN configuration for Analog or Digital input</b> 0 <sub>B</sub> , GPIN0 is set as Digital Input and pull down is enabled and ADC will convert the GPIN0 value. (default) 1 <sub>B</sub> , GPIN0 is set as Analog Input and pull down is disable and ADC will convert the GPIN0 voltage value.
GPIN1_HiZ_EN	15	rwp	<b>GPIN configuration for Analog or Digital input</b> 0 <sub>B</sub> , GPIN1 is set as Digital Input and pull down is enabled and ADC will convert the GPIN1 value. 1 <sub>B</sub> , GPIN1 is set as Analog Input and pull down is disable and ADC will convert the GPIN1 voltage value. (default)

**Related information**

[Output PWM frequency and phase shift](#) on page 10

[Voltage regulator feedback feature](#) on page 10


[GPINn configuration](#) on page 11

4 OTP registers

4.28 OTP\_CUST\_CFG1

OTP\_CUST\_CFG1  
OTP\_CUST\_CFG1

Address: 09E<sub>H</sub>  
Default register value (unwritten device): 09D0<sub>H</sub>



Field	Bits	Type	Description
DIAG_VDEN_VS	4:0	rwp	<b>V DEN Threshold for VS</b> VDEN_threshold from 0V up to 19.44V in 0.627V steps. 0 <sub>D</sub> , 0 V 1 <sub>D</sub> , 0.627V ... 16 <sub>D</sub> , 10.03 V (default) ... 31 <sub>D</sub> , 19.44V
DIAG_VDEN_VLED	9:5	rwp	<b>V DEN Threshold for VLED</b> VDEN_threshold from 0V up to 19.44V in 0.627V steps. 0 <sub>D</sub> , 0 V 1 <sub>D</sub> , 0.627 V ... 14 <sub>D</sub> , 8.78 V (default) ... 31 <sub>D</sub> , 19.44 V
DIAG_TDELAY	12:10	rwp	<b>Delay time for the start of the ADC conversion</b> Diagnostic sample delay from 8 us up to 600 us. 0 <sub>D</sub> , 8 us 1 <sub>D</sub> , 16 us 2 <sub>D</sub> , 24 us (default) 3 <sub>D</sub> , 48 us 4 <sub>D</sub> , 96 us 5 <sub>D</sub> , 192 us 6 <sub>D</sub> , 300 us 7 <sub>D</sub> , 600 us
DIAG_OUT15_ERRn_EN	15:13	rwp	<b>ERRN enable on OUT15</b> ERRN active on OUT15 000 <sub>B</sub> , ERRN function disabled on OUT15 (default) 111 <sub>B</sub> , ERRN function enabled on OUT15



**Related information**

[Diagnosis configuration registers](#) on page 6

## 4 OTP registers

## 4.29 OTP\_CUST\_CFG2

OTP\_CUST\_CFG2

Address:

09F<sub>H</sub>

OTP\_CUST\_CFG2

Default register value  
(unwritten device):FFFF<sub>H</sub>

Field	Bits	Type	Description
SHORT_WRN_EN	15:0	rwp	<b>Short monitor channel enable</b> 0 <sub>B</sub> , OUT <sub>n</sub> short between adjacent channel is disabled (for channel working in parallel) 1 <sub>B</sub> , OUT <sub>n</sub> short between adjacent channel is enabled (default)

**Related information**
[Diagnosis configuration registers](#) on page 6

4 OTP registers


4.30 OTP\_CUST\_CFG3

OTP\_CUST\_CFG3

Address: 0A0<sub>H</sub>

OTP\_CUST\_CFG3

Default register value (unwritten device): 2020<sub>H</sub>



Field	Bits	Type	Description
SLS_TH0	7:0	rwp	<p><b>SLS threshold VS related VFWD</b></p> <p>SLS threshold for VS related VFWD measurement from 0V to 20.034V in 256 steps.</p> <p>0<sub>D</sub>, 0.000 V</p> <p>1<sub>D</sub>, 0.078 V</p> <p>...</p> <p>32<sub>D</sub>, 2.50 V (default)</p> <p>...</p> <p>255<sub>D</sub>, 19.95 V</p>
SLS_TH1	15:8	rwp	<p><b>SLS threshold VLED related VFWD</b></p> <p>SLS threshold for VLED related VFWD measurement from 0V to 20.034V in 256 steps.</p> <p>0<sub>D</sub>, 0.000 V</p> <p>1<sub>D</sub>, 0.078 V</p> <p>...</p> <p>32<sub>D</sub>, 2.50 V (default)</p> <p>...</p> <p>255<sub>D</sub>, 19.95 V</p>

Related information

[Diagnosis configuration registers](#) on page 6

4 OTP registers


4.31 OTP\_CUST\_CFG4

OTP\_CUST\_CFG4

Address: 0A1<sub>H</sub>

OTP\_CUST\_CFG4

Default register value (unwritten device): FFFF<sub>H</sub>



Field	Bits	Type	Description
DIAG_OUT_GRP OUP	15:0	rwp	<b>Diagnostic Group for the anode voltage for LED</b> 0 <sub>B</sub> , VFWDn = VS - VOUTn 1 <sub>B</sub> , VFWDn = VLED - VOUTn (default)


**Related information**

[Diagnosis configuration registers](#) on page 6

4 OTP registers

4.32 OTP\_CUST\_CFG5

OTP\_CUST\_CFG5 Address: 0A2<sub>H</sub>  
 OTP\_CUST\_CFG5 Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
GPIN0_MAP	15:0	rwp	<b>Map of the 16 channels to the GPIN0</b> 0 <sub>B</sub> , OUTn is not mapped to the GPIN0 (default) 1 <sub>B</sub> , OUTn is mapped to GPIN0 with DC defined in DC0.OUTn<7:0>

Related information

[GPINn configuration](#) on page 11

4 OTP registers


4.33 OTP\_CUST\_CFG6

OTP\_CUST\_CFG6

Address: 0A3<sub>H</sub>

OTP\_CUST\_CFG6

Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
GPIN1_MAP	15:0	rwp	<b>Map of the 16 channels to the GPIN1</b> 0 <sub>B</sub> , OUTn is not mapped to the GPIN1 (default) 1 <sub>B</sub> , OUTn is mapped to GPIN1 with DC defined in DC1.OUTn<7:0>

Related information

[GPINn configuration](#) on page 11

4 OTP registers

4.34 OTP\_CUST\_CFG7

OTP\_CUST\_CFG7

Address: 0A4<sub>H</sub>

OTP\_CUST\_CFG7

Default register value (unwritten device): 0007<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>CURR _WRN _REP _DIS</b>	<b>DIAG _SLS _LOC _K</b>	<b>PWR _OFF _LOA _D_E _N</b>	<b>DIAG _OU T_S WOF F_DC 100</b>	<b>DIAG _mg nt_S ET</b>	<b>VFWD_VS_TH</b>			<b>VFWD_VLED_TH</b>			<b>DIAG_WDT_SET</b>				
rwp	rwp	rwp	rwp	rwp	rwp			rwp			rwp				

Field	Bits	Type	Description
DIAG_WDT_SET	2:0	rwp	<b>Watchdog timeout</b> 0 <sub>D</sub> , disabled (default) 1 <sub>D</sub> , 20 ms (60 ms) 2 <sub>D</sub> , 50 ms (150 ms) 3 <sub>D</sub> , 100 ms (300 ms) 4 <sub>D</sub> , 200 ms (600 ms) 5 <sub>D</sub> , 500 ms (1500 ms) 6 <sub>D</sub> , 1000 ms (3000 ms) 7 <sub>D</sub> , 2000 ms (6000 ms)  Numbers in brackets refer to LP_INIT = '1' AND device in init mode
VFWD_VLED_TH	6:3	rwp	<b>Thresholds for the short to VLED - LSB=1.25 V</b> 0 <sub>D</sub> , 0V (DISABLED) 1 <sub>D</sub> , 1.25V 2 <sub>D</sub> , 2.51V 3 <sub>D</sub> , 3.76V 4 <sub>D</sub> , 5.02V 5 <sub>D</sub> , 6.27V 6 <sub>D</sub> , 7.52V 7 <sub>D</sub> , 8.78V 8 <sub>D</sub> , 10.03V 9 <sub>D</sub> , 11.29V 10 <sub>D</sub> , 12.54V 11 <sub>D</sub> , 13.80V 12 <sub>D</sub> , 15.05 13 <sub>D</sub> , 16.30V 14 <sub>D</sub> , 17.56V 15 <sub>D</sub> , 18.81V

(table continues...)

## 4 OTP registers

(continued)

Field	Bits	Type	Description
VFWD_VS_TH	10:7	rwp	<b>Thresholds for the short to VS - LSB=1.25 V</b> 0 <sub>D</sub> , 0V (DISABLED) 1 <sub>D</sub> , 1.25V 2 <sub>D</sub> , 2.51V 3 <sub>D</sub> , 3.76V 4 <sub>D</sub> , 5.02V 5 <sub>D</sub> , 6.27V 6 <sub>D</sub> , 7.52V 7 <sub>D</sub> , 8.78V 8 <sub>D</sub> , 10.03V 9 <sub>D</sub> , 11.29V 10 <sub>D</sub> , 12.54V 11 <sub>D</sub> , 13.80V 12 <sub>D</sub> , 15.05 13 <sub>D</sub> , 16.30V 14 <sub>D</sub> , 17.56V 15 <sub>D</sub> , 18.81V
DIAG_mgnt_SE	11	rwp	<b>Fault management configuration</b> Fault management configuration 0 <sub>B</sub> , no state change (default) 1 <sub>B</sub> , change to init mode (power stages are turned off) if VS>=VDEN_threshold for VS related diagnostic AND VLED>=VDEN_threshold for VLED related diagnostic
DIAG_OUT_SW OFF_DC100	12	rwp	<b>Diagnostic switch OFF for outputs with 100% duty cycle</b> 0 <sub>B</sub> , the output with DC=100% will not have the diagnostic switch OFF (default) 1 <sub>B</sub> , the output with DC=100% will be switched OFF every 4 periods to allow the short detection with its adjacent output.
PWR_OFF_LOA D_EN	13	rwp	<b>Power shift enable function</b> Power off load enable 0 <sub>B</sub> , Power shift disabled (default) 1 <sub>B</sub> , Power shift enabled
DIAG_SLS_LO CK	14	rwp	<b>Lock of the SLS thresholds</b> 0 <sub>B</sub> , SLS thresholds used by LED driver is in DIAG_SLS_CFG (default) 1 <sub>B</sub> , SLS thresholds used by LED driver is in OTP_CUST_CFG3
CURR_WRN_R EP_DIS	15	rwp	<b>Current Warning ERRN report Disable</b> 0 <sub>B</sub> , Current warning reporting on ERRN enabled (default) 1 <sub>B</sub> , Current warning reporting on ERRN disabled

**Related information**
[Diagnosis feedback registers](#) on page 6


[Power shift feature](#) on page 11



4 OTP registers

4.35 OTP\_SLAVE\_ID

OTP\_SLAVE\_ID Address: 0A5<sub>H</sub>  
 OTP\_SLAVE\_ID Default register value (unwritten device): 0001<sub>H</sub>



Field	Bits	Type	Description
HSLI_ADDR	4:0	rwp	<b>HSLI slave node address</b> Defines the BUS-ID ranging from 1 to 31.
RES	15:5	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

4 OTP registers

4.36 OTP\_CUST\_SGN

OTP\_CUST\_SGN


Address:

0A6<sub>H</sub>

OTP\_CUST\_SGN

Default register value  
(unwritten device):

FFFF<sub>H</sub>



Field	Bits	Type	Description
CUST_CRC	15:0	rwp	CRC to secure the OTP CUST DATA

Related information

[CRC protection](#) on page 12

4 OTP registers

4.37 OTP\_CUST\_CFG8

OTP\_CUST\_CFG8

Address: 0A7<sub>H</sub>

OTP\_CUST\_CFG8

Default register value  
(unwritten device): 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PWR_OFF_LOAD_TH_CH1011_SET</b>		<b>PWR_OFF_LOAD_TH_CHH89_SET</b>		<b>PWR_OFF_LOAD_TH_CHH23_SET</b>		<b>PWR_OFF_LOAD_TH_CHH01_SET</b>		<b>PWR_OFF_LOAD_CH_SE T</b>			<b>CH_TH_DER_TH</b>			<b>CH_TH_DER_EN</b>	
rwp		rwp		rwp		rwp		rwp			rwp			rwp	

Field	Bits	Type	Description
CH_TH_DER_EN	0	rwp	<b>Thermal derating Enable</b> 0 <sub>B</sub> , thermal derating is disabled (default) 1 <sub>B</sub> , thermal derating is enabled
CH_TH_DER_TH	3:1	rwp	<b>Thermal derating TJDER configuration</b> 0 <sub>D</sub> , 20 °C - TJstart = TJstop - 20 °C (default) 1 <sub>D</sub> , 30 °C - TJstart = TJstop - 30 °C 2 <sub>D</sub> , 40 °C - TJstart = TJstop - 40 °C 3 <sub>D</sub> , 50 °C - TJstart = TJstop - 50 °C 4 <sub>D</sub> , 60 °C - TJstart = TJstop - 60 °C
PWR_OFF_LOAD_CH_SET	7:4	rwp	Power shift channel enable set 0 <sub>B</sub> , output pair for power off load is not coupled (default) 1 <sub>B</sub> , output pair for power off load is coupled  PWR_OFF_LOAD_CH_SET[0] refers to OUT0 and OUT1 PWR_OFF_LOAD_CH_SET[1] refers to OUT2 and OUT3 PWR_OFF_LOAD_CH_SET[2] refers to OUT8 and OUT9 PWR_OFF_LOAD_CH_SET[3] refers to OUT10 and OUT11
PWR_OFF_LOAD_TH_CH01_SET	9:8	rwp	0 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 2 V 1 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 3 V 2 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 6 V 3 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 10 V
PWR_OFF_LOAD_TH_CH23_SET	11:10	rwp	0 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 2 V 1 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 3 V 2 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 6 V 3 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 10 V
PWR_OFF_LOAD_TH_CH89_SET	13:12	rwp	0 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 2 V 1 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 3 V 2 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 6 V 3 <sub>D</sub> , V <sub>OUTPS_HI</sub> = 10 V

(table continues...)

---

**4 OTP registers****(continued)**

Field	Bits	Type	Description
PWR_OFF_LOA D_TH_CH1011 _SET	15:14	rwp	0 <sub>D</sub> , $V_{OUTPS\_HI} = 2\text{ V}$ 1 <sub>D</sub> , $V_{OUTPS\_HI} = 3\text{ V}$ 2 <sub>D</sub> , $V_{OUTPS\_HI} = 6\text{ V}$ 3 <sub>D</sub> , $V_{OUTPS\_HI} = 10\text{ V}$

**Related information**[Power shift feature](#) on page 11

4 OTP registers

4.38 OTP\_CUST\_CFG9

OTP\_CUST\_CFG9  
OTP\_CUST\_CFG9

Address: 0A8<sub>H</sub>  
Default register value (unwritten device): 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES</b>								<b>RAM P_EN</b>	<b>HSLI_T_FRAME_D LY</b>	<b>HSLI_T_SY NC_BREAK</b>	<b>HSLI_T_BIT SMPL</b>				
r								rwp	rwp	rwp	rwp				

Field	Bits	Type	Description
HSLI_T_BITSMPL	1:0	rwp	<b>Setup of the sampling time</b> 0 <sub>D</sub> (default): 7,8,9 1 <sub>D</sub> : 8,9,10 2 <sub>D</sub> : 9,10,11 3 <sub>D</sub> : 10,11,12
HSLI_T_SYNC_BREAK	3:2	rwp	<b>Setup of the sync break time</b> 0 <sub>D</sub> , 100 us 1 <sub>D</sub> , 250 us 2 <sub>D</sub> , 750 us 3 <sub>D</sub> (default), 1 ms
HSLI_T_FRAME_DELAY	6:4	rwp	<b>Setup of the frame delay time</b> 0 <sub>D</sub> , 50 us 1 <sub>D</sub> , 100 us 2 <sub>D</sub> , 250 us 3 <sub>D</sub> , 500 us 4 <sub>D</sub> (default), 1 ms 5 <sub>D</sub> , 2.5 ms
RAMP_EN	7	rwp	<b>Led Driver RAMP enable for each channel</b> 0 <sub>B</sub> , (default) fast slew rate is set for all output channels; can be changed via REG_WRITE 1 <sub>B</sub> , normal slew rate is set for all output channels; can be changed via REG_WRITE
RES	15:8	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

Related information

[Output channels current and slew rate set](#) on page 5

[HSLI interface configuration](#) on page 8

4 OTP registers

4.39 OTP\_CUST\_CFG10

OTP\_CUST\_CFG10

Address: 0A9<sub>H</sub>

OTP\_CUST\_CFG10

Default register value (unwritten device): 0000<sub>H</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>RES</b>					<b>CH_T H_D ER_G PIN</b>	<b>VGPIN0_TJSTOP</b>					<b>VGPIN0_TJSTART</b>				
r					rwp	rwp					rwp				

Field	Bits	Type	Description
VGPIN0_TJSTART	4:0	rwp	<b>VGPIN0 thermal derating start</b> Thermal derating threshold from 0V to 5.333V in 32 steps. 0 <sub>D</sub> , 0.000 V (default) 1 <sub>D</sub> , 0.172 V ... 31 <sub>D</sub> , 5.333 V
VGPIN0_TJSTOP	9:5	rwp	<b>VGPIN0 thermal derating stop</b> Thermal derating threshold from 0V to 5.333V in 32 steps. 0 <sub>D</sub> , 0.000 V (default) 1 <sub>D</sub> , 0.172 V ... 31 <sub>D</sub> , 5.333 V
CH_TH_DER_G PIN	10	rwp	<b>Thermal derating source selection</b> 0 <sub>B</sub> , (default) thermal derating is based on the digital temperature sensor (DTS) 1 <sub>B</sub> , thermal derating is based on the VGPIN0 conversion result
RES	15:11	r	<b>Reserved</b> Returns 0 if read; shall be written with 0.

4 OTP registers


4.40 OTP\_CUST\_CFG11

OTP\_CUST\_CFG11

Address: 0AA<sub>H</sub>

OTP\_CUST\_CFG11

Default register value (unwritten device): 0000<sub>H</sub>



Field	Bits	Type	Description
GP_WORD	15:0	rwp	<b>General purpose word</b> General purpose word, dedicated to store customer information.

4 OTP registers


4.41 OTP\_LOG\_WORD0

OTP\_LOG\_WORD0

Address: 0AB<sub>H</sub>

OTP\_LOG\_WORD0

Default register value (unwritten device): FFFF<sub>H</sub>



Field	Bits	Type	Description
OTP_LOG_WORD0	15:0	r	<b>OTP_LOG_WORD0</b> Contains OTP programming feedback.



4 OTP registers


4.42 OTP\_LOG\_WORD1

OTP\_LOG\_WORD1

Address: 0AC<sub>H</sub>

OTP\_LOG\_WORD1

Default register value (unwritten device): FFFF<sub>H</sub>



Field	Bits	Type	Description
OTP_LOG_WORD1	15:0	r	<b>OTP_LOG_WORD1</b> Contains OTP programming feedback.

4 OTP registers


4.43 OTP\_LOG\_WORD2

OTP\_LOG\_WORD2

Address: 0AD<sub>H</sub>

OTP\_LOG\_WORD2

Default register value (unwritten device): FFFF<sub>H</sub>



Field	Bits	Type	Description
OTP_LOG_WORD2	15:0	r	<b>OTP_LOG_WORD2</b> Contains OTP programming feedback.

4 OTP registers


4.44 OTP\_LOG\_WORD3

OTP\_LOG\_WORD3

Address: 0AE<sub>H</sub>

OTP\_LOG\_WORD3

Default register value (unwritten device): FFFF<sub>H</sub>



Field	Bits	Type	Description
OTP_LOG_WORD3	15:0	r	<b>OTP_LOG_WORD3</b> Contains OTP programming feedback.

## 5 List of abbreviations

**Table 3** List of abbreviations

<b>Acronym</b>	<b>Description</b>
LED	Light-emitting diode
CRC	Cyclic redundancy check
OTP	One-time programmable
HSLI	High-speed lighting interface
LCU	Light control unit
ADC	Analog-to-digital converter
r	read only
rw	read - write
rwp	read - write protected, write limited to OTP emulation and OTP write mode only
rh	read only, clear on read

## **References**

- [1] *TLD7002-16ES Datasheet, Z8F64248201*
- [2] *TLD7002-16ES Safety Manual, Z8F64248202*
- [3] *TLD7002-16ES OTP programming procedure Application Note, Z8F64247081*

---

**Revision history****Revision history**

<b>Document version</b>	<b>Date of release</b>	<b>Description of changes</b>
Rev.1.20	2022-05-03	<ul style="list-style-type: none"><li>• Product family name is assigned as LITIX™ Pixel Rear</li></ul>
Rev.1.10	2022-04-27	<ul style="list-style-type: none"><li>• Editorial changes</li><li>• Figure 1 added for voltage feedback control</li><li>• Improved bit field descriptions</li></ul>
Rev.1.00	2021-07-12	<ul style="list-style-type: none"><li>• Initial User manual release</li></ul>

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2022-05-03**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2022 Infineon Technologies AG**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

**IFX-yuk1628081769307**

## Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.