

# KSZ8463MLL/RLL\_LQFP Demo Board Revision 1.3

## REVISION HISTORY

DATE:	DESCRIPTION	REVISION
10/02/2010	Initial release	1.0
3/21/2011	Add 4.7K pull-up on J5-2 (spi rdy) and 2.2K pull-down at TP6 (TXEN)	1.1
4/29/2011	Change R46-R50, R52, R54, R55 to 0 ohm	1.2
11/14/2011	2.5V/1.8V regulator schematic is corrected.	1.3



## Table of Contents

PAGE 01: Revision History  
PAGE 02: KSZ8463MLL/RLL\_LQFP Device  
PAGE 03: USB Interface Bridge  
PAGE 04: Device Configuration and LEDs  
PAGE 05: Ethernet Interface  
PAGE 06: Fiber interfacel  
PAGE 07: Fiber Interface2  
PAGE 08: MII / RMIi Interface  
PAGE 09: Power





CONFIDENTIAL & PROPRIETARY

Title		
KSZ8463MLL/RLL DEMO BOARD		
Size	Document Number	Rev
	Revision History	1.3
Date:	Monday, November 14, 2011	Sheet 1 of 9




CONFIDENTIAL & PROPRIETARY

Title KSZ8463MLL/RLL DEMO BOARD		
Size	Document Number KSZ8463 Device	Rev 1.3
Date:	Monday, November 14, 2011	Sheet 2 of 9




Bus Selection	Jumper Setting
SMI / MIIM (SW)	open JP32 and JP33. close JP34 and JP35. place Jumper between pin3 and pin4 of J5
I2C Master / I2C Slave / SPI Slave	open JP32 and JP33 close JP34 and JP35.
MIIM (PHY only)	close JP32 and JP33 open JP34 and JP35. place Jumper between pin3 and pin4 of J5



2-3 Close for default

1-2 USB 3.3V from LDO

2-3 USB 5.0V from USB Port



Install jumpers to connect FT232D to SPI Bus:


1 - 2
3 - 4
5 - 6
7 - 8

Note: place 27 ohm resistors R182, R186 close to FT232D device pins.




CONFIDENTIAL & PROPRIETARY

Title		K528463MLL/RL DEMO BOARD	
Size	Document Number	USB Interface Bridge	
Date	Monday, November 14, 2011	Sheet	3 of 9
Rev	1.3		



**Strapping / Configuration Options**

Note: for 8462 only supports VDD\_IO=3.3V or 2.5V due to strap in requirements




JP301	<b>PHY / MAC mode select</b> 1 = PHY MII mode (default) 0 = MAC MII mode
JP302	<b>Hi/Low Speed SPI mode select</b> 1 = High Speed (default) 0 = Low Speed
{JP303, JP304}	<b>Serial Bus mode select</b> {0, 0} - I2C Master (EEPROM) mode {0, 1} - I2C Slave mode {1, 0} - SPI Slave mode (default) {1, 1} - SMI / MIIM mode
JP305	<b>XCLK Frequency</b> 1 = 25MHz from X1/X2 (default) 0 = 50MHz from REFCLK_I





**CONFIDENTIAL & PROPRIETARY**

Title KSZ8463MLL/RLI DEMO BOARD		
Size	Document Number Device Configuration and LEDs	Rev 1.3
Date:	Monday, November 14, 2011	Sheet 4 of 9




Compatible Isolation Transformers

- Pulse H1102
- Transpower HB726
- Bel Fuse S558-5999-U7
- YCL PT163020
- DELTA LF8505





**Line Side Protection (test option)**

Place near RJ-45 connector





**Chip Side Protection (test option)**




Compatible Isolation Transformers

- Pulse H1102
- Transpower HB726
- Bel Fuse S558-5999-U7
- YCL PT163020
- DELTA LF8505




**Line Side Protection (test option)**

Place near RJ-45 connector




**Chip Side Protection (test option)**



**CONFIDENTIAL & PROPRIETARY**

Title <b>KSZ8463MLL/RLI DEMO BOARD</b>		
Size	Document Number <b>Ethernet Interface</b>	Rev <b>1.3</b>
Date:	Monday, November 14, 2011	Sheet 5 of 9



Place components in dotted box close to fiber transceiver



Refer to fiber transceiver's reference design for the actual values of these resistors

These components are DNI regardless the Fiber interface is used or not.

Route TX pairs on component side

Route RX pairs on solder side

Route TX & RX differential pairs close together, 8mil/8mil parallel spacing, and keep other signals 20 mil (minimum) away



**U6 FIBER TRANSCEIVER HFBR-5803Z (+3.3V)**

Layout will support direct and 1x9 SIP Socket mounting for U6

- Compatible Fiber Transceivers**
- Agilent HFBR-5803 (+3.3V)
  - Agilent HFBR-5205 (+5V)
  - Agilent HFBR-5103 (+5V)
  - DELTA OPT-155A1H1 (+5V)
  - LUMINENT B-13/15-155-T3-SSC3 (+3.3V)
  - LUMINENT B-13/15-155-T-SSC3 (+5V)

Nominal termination and DC biasing for LVPECL and PECL Fiber Transceivers

VCC_FT	R64, R65 R68, R69	R66, R67	R70, R71	R76	R77
+3.3V	82 Ohms	130 Ohms	130 Ohms	0 Ohm	130 Ohms
+5V	68 Ohms	191 Ohms	270 Ohms	4.75K 1%	5.62K 1%


R195/196/197/198=NC,  
R199/200/201/202=0 ohm  
when port 1 is copper.

R195/196/197/198=0 ohm,  
R199/200/201/202=NC  
when port 1 is fiber.



CONFIDENTIAL & PROPRIETARY

Title <b>KSZ8463MLL/RLI DEMO BOARD</b>		
Size	Document Number <b>Fiber Interface</b>	Rev <b>1.3</b>
Date:	Monday, November 14, 2011	Sheet 6 of 9



CONFIDENTIAL & PROPRIETARY

Title KSZ8463MLL/RL DEMO BOARD		
Size	Document Number Fiber Interface	Rev 1.3
Date:	Monday, November 14, 2011	Sheet 7 of 9

## RMII option




KS8463RLL provides RMII signals with respect to both PHY and MAC sides.

For this board, the KS8463RLL provides RMII signals with respect to MAC side only. The RMII signal connections between KS8463RLL and external PHY are shown in the table to the right.


The KSZ8463RLL can provide the 50MHz reference clock by jumpering JP28 1-2 to enable REFCLKO. Remove R 51 and R53.

The KSZ8463RLL can use internal or external reference clock which is selected by register CFGR bit 3. For external, it is set to 1, vice reverse.

External PHY RMII (with respect to PHY)		KSZ8463RLL RMII (with respect to MAC)		
Signal	Type	Signal	Pin #	Type
REF_CLK	Input	TX_CLK	27	Input
CRS_DV	Output	TX_EN	22	Input
RXD[1]	Output	TXD1	25	Input
RXD[0]	Output	TXD0	26	Input
TX_EN	Input	RX_DV	31	Output
TXD[1]	Input	RXD1	34	Output
TXD[0]	Input	RXD0	35	Output
RX_ER	Output	TX_ER	28	Input



(Note: alternate function is REFCLK\_0)



Place R59 so as not to add any stub or length to TX\_EN



CONFIDENTIAL & PROPRIETARY

File		
KSZ8463MLL/RLI DEMO BOARD		
Size	Document Number	Rev
	MII / RMII Interface	1.3
Date:	Monday, November 14, 2011	Sheet 8 of 9




1-2	5V from Jack
2-3	5V from USB

JP406	1.8 2.5V
OPEN	2.5V
CLOSED	1.8V

JP404	VDD_IO
1-2	1.8V / 2.5V
2-3	3.3V



**MICREL**  
KENDIN OPERATIONS

CONFIDENTIAL & PROPRIETARY

Title		
KSZ8463MLL/RL DEMO BOARD		
Size	Document Number	Rev
	Power	1.3
Date:	Monday, November 21, 2011	Sheet 9 of 9