



Final Product Change Notification

202301014F01 : MC56F83xxx 1N64Y Mask Set Revision Qualification and Errata Reference Manual Update

Note: This notice is NXP Company Proprietary.

Issue Date: Mar 11, 2023 **Effective date:** Jun 09, 2023

Management summary:

New version of silicon for MC56F83XXX.

Change Category:

- | | | | | |
|--|---|---|---|--|
| <input type="checkbox"/> Wafer Fab Process | <input type="checkbox"/> Assembly Process | <input checked="" type="checkbox"/> Product Marking | <input type="checkbox"/> Test Process | <input checked="" type="checkbox"/> Design |
| <input type="checkbox"/> Wafer Fab Materials | <input type="checkbox"/> Assembly Materials | <input type="checkbox"/> Mechanical Specification | <input type="checkbox"/> Test Equipment | <input checked="" type="checkbox"/> Errata |
| <input type="checkbox"/> Wafer Fab Location | <input type="checkbox"/> Assembly Location | <input type="checkbox"/> Packing/Shipping/Labeling | <input type="checkbox"/> Test Location | <input type="checkbox"/> Electrical spec/Test coverage |
| <input type="checkbox"/> Firmware | <input checked="" type="checkbox"/> Other: Reference manual, Errata | | | |

PCN Overview

Description

NXP Semiconductors is announcing a new version of silicon for MC56F83XXX. The new silicon mask revision is 1N64Y. 1N64Y mask set fixed ERR050194, ERR050246, ERR050274, ERR050307, ERR050308.

Update Mask Set Errata for Mask 0N64Y (MC56F83XXX_0N64Y, Rev. 3, 2/2023)
Release Mask Set Errata for Mask 1N64Y (MC56F83XXX_1N64Y, Rev. 0, 12/2022)
Update Reference manual (MC56F83XXXRM, Rev. 3, 02/2023), refer to Appendix B change summary for this revision.

The updated MC56F83XXX Reference manual and Errata are attached in the notification and can be found at below link:
<https://www.nxp.com/products/processors-and-microcontrollers/additional-mpu-mcus-architectures/digital-signal-controllers/32-bit-56800ex-ef-core/performance-level-digital-signal-controllers-usb-fs-otg-can-fd:MC56F83xxx?fsp=1#documentation>

Corresponding ZVEI Delta Qualification Matrix ID: SEM-DE-01, SEM-DS-02

Reason

Mask set 1N64Y fixed ERR050194, ERR050246, ERR050274, ERR050307, ERR050308.
Errata and Reference Manual has been released / updated to provide additional technical clarification on some device features

Identification of Affected Products

Top Side Marking
The mask set marking on the package will change from 0N64Y to 1N64Y.

Product Availability

Sample Information

Samples are available upon request

Samples for PC56F83789AMLLA are available from Feb 28, 2023.
For samples with other part numbers, NXP will deliver within 8 weeks after we receive the request.

Production

Planned first shipment: May 31, 2023

Anticipated Impact on Form, Fit, Function, Reliability or Quality

No Impact on form, fit, function, reliability or quality

Data Sheet Revision

No impact to existing datasheet

Disposition of Old Products

Existing inventory will be shipped until depleted

Additional Information

Self-Qualification: [view online](#)

Additional documents: [view online](#)

Timing and Logistics

In compliance with JEDEC J-STD-046, your acknowledgement of this change is expected by Apr 10, 2023

Contact and Support

For all inquiries regarding the ePCN tool application or access issues, please contact NXP "Global Quality Support Team".

For all Quality Notification content inquiries, please contact your local NXP Sales Support team.

At NXP Semiconductors we are constantly striving to improve our product and processes to ensure they reach the highest possible Quality Standards, Customer Focus and Passion to Win.

NXP Quality Management Team.

About NXP Semiconductors

NXP Semiconductors N.V. (NASDAQ: NXPI) provides High Performance Mixed Signal and Standard Product solutions that leverage its leading RF, Analog, Power Management, Interface, Security and Digital Processing expertise. These innovations are used in a wide range of automotive, identification, wireless infrastructure, lighting, industrial, mobile, consumer and computing applications.

NXP Semiconductors
High Tech Campus, 5656 AG Eindhoven, The Netherlands

© 2006-2023 NXP Semiconductors. All rights reserved.



Industrial/Commercial Qual Results

Objective: MC56F83xxx 1N64Y Mask set revision Qualification. Customer Name(s): Various. Revision: see below. Design Engineer: Alan Liu. Product Engineer: X.N Liu. Package Engineer: Kaelin Wang. R&QA Engineer: Nancy Long.

GROUP A - ACCELERATED ENVIRONMENTAL STRESS TESTS. Stress Test: PC, HAST, UNST, TC, HTSL. Reference: JESD22-A113, J-STD-020, A110 (HAST), JESD22-A108, A104, AEC Q100-Appendix 3, JESD22-A103. Test Conditions: Preconditioning (PC), High Accelerated Stress Test (HAST), Unbiased HAST (UHAST), Temperature Cycle (TC), High Temperature Storage Life (HTSL).

TEST GROUP B - ACCELERATED LIFETIME SIMULATION TESTS. Stress Test: HTOL, ELFR, EDR. Reference: JESD22-A108, AEC Q100-008, AEC Q100-005. Test Conditions: High Temperature Operating Life (HTOL), Early Life Failure Rate (ELFR), NVM Endurance, Data Retention, and Operational Life (EDR).

TEST GROUP C - PACKAGE ASSEMBLY INTEGRITY TESTS. Stress Test: WBS, WBP, SD, PD, DIM, BOS, SBS, LI. Reference: AEC Q100-001, MIL8835-2011, J-STD-002D, JESD22-B100, AEC-Q100-010, JESD22-B100. Test Conditions: Wire Bond Shear (WBS), Wire Bond Pull (WBP), Solderability (SD), Physical Dimensions (PD), Dimensional (DIM), BOM Verification (BOM), Solder Ball Shear (SBS), Lead Integrity (LI).

TEST GROUP D - DIE FABRICATION RELIABILITY TESTS. Stress Test: EM, TDOB, HCI, SM, NBTI. Reference: Reference. Test Conditions: Electro Migration (EM), Time Dependent Dielectric Breakdown (TDOB), Hot Carrier Injection (HCI), Stress Migration (SM), Negative Bias Temperature Instability (NBTI).

TEST GROUP E - ELECTRICAL VERIFICATION TESTS. Stress Test: TEST, HBM, CDM, LU, ED, FG, CHAR, EMC. Reference: Datasheet, AEC-Q100-002, AEC-Q100-011, AEC-Q100-004, AEC-Q100-009, For AEC, AEC-Q100-007, For AEC, AEC-Q003, SAC J1152/3. Test Conditions: Pre- and Post Functional / Parametrics (TEST), ElectroStatic Discharge / Human Body Model Classification (HBM), ElectroStatic Discharge / Charged Device Model Classification (CDM), Latch-up (LU), Electrical Distribution (ED), Fault Grading (FG), Characterization (CHAR), Electromagnetic Compatibility (EMC).

Packages Generic Data List. Columns: Qdate #, Fab/Mask Set/Tech, Product-Qual Description / Part Number(s), Assembly Site, Pkg Description, Mold Compound, Die Attach, Wire.

Die Generic Data List. Columns: Qdate #, Fab/Mask Set/Tech, Product-Qual Description / Part Number(s), Operating temperature.

Products being Qualified. Columns: Part number, Fab/Mask Set/Tech, Assembly Site, Pkg Description, Operating temperature.

Revision. Rev 1: Feb-20-2023. Rev 1.1: Feb-28-2023. Comments: Input the qual results. Products being Qualified table: correct mask set from 0N64Y to 1N64Y.

